參數(shù)資料
型號(hào): MPC7410THX400LE
廠商: Freescale Semiconductor
文件頁(yè)數(shù): 6/56頁(yè)
文件大?。?/td> 0K
描述: IC MPU 32BIT 400MHZ 360-CBGA
標(biāo)準(zhǔn)包裝: 44
系列: MPC74xx
處理器類(lèi)型: 32-位 MPC74xx PowerPC
速度: 400MHz
電壓: 1.8V
安裝類(lèi)型: 表面貼裝
封裝/外殼: 360-BBGA,F(xiàn)CCBGA
供應(yīng)商設(shè)備封裝: 360-FCCBGA(25x25)
包裝: 托盤(pán)
MPC7410 RISC Microprocessor Hardware Specifications, Rev. 6.1
14
Freescale Semiconductor
Electrical and Thermal Characteristics
4.2.1
Clock AC Specifications
Table 7 provides the clock AC timing specifications as defined in Figure 3.
Figure 3 provides the SYSCLK input timing diagram.
Figure 3. SYSCLK Input Timing Diagram
Table 7. Clock AC Timing Specifications
At recommended operating conditions (see Table 3)
Characteristic
Symbol
Maximum Processor Core Frequency
Unit
Notes
400 MHz
450 MHz
500 MHz
Min
Max
Min
Max
Min
Max
Processor frequency
fcore
350
400
350
450
350
500
MHz
1
VCO frequency
fVCO
700
800
700
900
700
1000
MHz
1
SYSCLK frequency
fSYSCLK
33
133
33
133
33
133
MHz
1
SYSCLK cycle time
tSYSCLK
7.5
30
7.5
30
7.5
30
ns
SYSCLK rise and fall time
tKR and tKF
0.5
0.5
0.5
ns/V
2
SYSCLK duty cycle
measured at OVDD/2
tKHKL/tSYSCLK
40
60
40
60
40
60
%
3
SYSCLK jitter
±150
±150
±150
ps
4
Internal PLL-relock time
100
100
100
μs5
Notes:
1. Caution: The SYSCLK frequency and PLL_CFG[0:3] settings must be chosen such that the resulting SYSCLK (bus)
frequency, CPU (core) frequency, and PLL (VCO) frequency do not exceed their respective maximum or minimum operating
frequencies. Refer to the PLL_CFG[0:3] signal description in Section 8.1, “PLL Configuration,for valid PLL_CFG[0:3]
settings.
2. Rise and fall times measurement are determined by the slew rates of the bus interface, rather than by time. As a result, the
0.5 ns rise/fall time spec of the 1.8- and 2.5-V bus interfaces is equivalent to the 1 ns rise/fall time of the 3.3-V bus interface.
Both interfaces required a 2 V/ns slew rate. The slew rate is measured as a 1-V change (from 0.2 to 1.2 V) in 0.5 ns for the
1.8- and 2.5-V bus interfaces, whereas the 3.3-V bus interface required a 2-V change (from 0.4 to 2.4 V) in 1 ns.
3. Timing is guaranteed by design and characterization.
4. This represents total input jitter—short- and long-term combined—and is guaranteed by design.
5. Relock timing is guaranteed by design and characterization. PLL-relock time is the maximum amount of time required for PLL
lock after a stable VDD and SYSCLK are reached during the power-on reset sequence. This specification also applies when
the PLL has been disabled and subsequently re-enabled during sleep mode. Also note that HRESET must be held asserted
for a minimum of 255 bus clocks after the PLL-relock time during the power-on reset sequence.
SYSCLK
VM
CVIH
CVIL
VM = Midpoint Voltage (OVDD/2)
tSYSCLK
tKR
tKF
tKHKL
相關(guān)PDF資料
PDF描述
FMC28DRES CONN EDGECARD 56POS .100 EYELET
IDT71T75802S200BGI8 IC SRAM 18MBIT 200MHZ 119BGA
65801-015 CLINCHER RECEPTACLE ASS'-Y-TIN
AMC50DRAS CONN EDGECARD 100PS .100 R/A DIP
MC7410TVU400LE MPU RISC 32BIT 360-CBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC7410THX400NE 制造商:Freescale Semiconductor 功能描述:MPU MPC74XX RISC 64BIT 0.18UM 400MHZ 1.8V/2.5V/3.3V 360FCCBG - Bulk
MPC7410THX450NE 功能描述:微處理器 - MPU NT NITCE RV1.4,1.8V -40C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類(lèi)型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC7410THX500LE 功能描述:微處理器 - MPU NT HITCE RV1.4 1.8V -40C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類(lèi)型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC7410TRX400NE 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications Addendum
MPC7410TRX450NE 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications Addendum