- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1955 > MPC5566MVR132 (Freescale Semiconductor)MCU 3MB FLASH 132MHZ 416-PBGA PDF資料下載
參數(shù)資料
| 型號： | MPC5566MVR132 |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 57/66頁 |
| 文件大小： | 0K |
| 描述： | MCU 3MB FLASH 132MHZ 416-PBGA |
| 標(biāo)準(zhǔn)包裝： | 200 |
| 系列： | MPC55xx Qorivva |
| 核心處理器： | e200z6 |
| 芯體尺寸： | 32-位 |
| 速度： | 132MHz |
| 連通性： | CAN，EBI/EMI，以太網(wǎng)，SCI，SPI |
| 外圍設(shè)備： | DMA，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 256 |
| 程序存儲器容量： | 3MB（3M x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 128K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 1.35 V ~ 1.65 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 40x12b |
| 振蕩器型： | 外部 |
| 工作溫度： | -40°C ~ 125°C |
| 封裝/外殼： | 416-BBGA |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁當(dāng)前第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
MPC5566 Microcontroller Data Sheet, Rev. 3
Revision History for the MPC5566 Data Sheet
Freescale Semiconductor
60
Table 5, ESD Characteristics: Added (Electromagnetic Static Discharge) in the table title.
Table 6, VCR/POR Electrical Specifications:
Added footnote 1 to specs 1, 2, and 3 that reads: On power up, assert RESET before VPOR15, VPOR33, and VPOR5
negate (internal POR). RESET must remain asserted until the power supplies are within the operating conditions
as specified in Table 9 DC Electrical Specifications. On power down, assert RESET before any power supplies
fall outside the operating conditions and until the internal POR asserts.
Subscript all symbol names that appear after the first underscore character.
Specs 7 and 10: added ‘a(chǎn)t Tj ‘ at the end of the first line in the second column: Characteristic.
Removed ‘Tj ‘ after ‘150 C’ in the last line, second column: Characteristic.
Spec 10, second column, second line:
Added cross-reference to footnote 6: ‘IVRCCTL is measured at the following conditions: VDD = 1.35 V, VRC33 =3.1
V, VVRCCTL = 2.2 V.’ Changed ‘(@ VDD = 1.35 V, fsys = fMAX)‘ to ‘(@ fsys = fMAX).’
Footnote 10: Deleted ‘Preliminary value. Final specification pending characterization.”
Added to Spec 2:
3.3 V (VDDSYN) POR negated (ramp down)
Min 0.0
Max 0.30 V
3.3 V (VDDSYN) POR asserted (ramp up)
Min 0.0
Max 0.30 V
Added new footnote 1 to both lines in Spec 3: “ VIL_S (Table 9, Spec 15) is guaranteed to scale with VDDEH6 down
to VPOR5.
Spec 5: Changed old Footnote 1 (now footnote 2): ‘User must be able to supply full operating current for the 1.5V
supply when the 3.3V supply reaches this range.” to ‘Supply full operating current for the 1.5 V supply when the
3.3 V supply reaches this range.”
Spec 3: Added new footnote 3 for both lines: ‘It is possible to reach the current limit during ramp up--do not treat
this event as a short circuit current.’
Spec 10:
Changed the minimum values of: -40 C = 60; 25 C = 65.
Added old footnote 5 new footnote 6.
Added a new footnote 7, ‘Refer to Table 1 for the maximum operating frequency.’
Rewrote old footnote 7(new footnote 9) to: Represents the worst-case external transistor BETA. It is measured
on a per part basis and calculated as (IDD IVRCCTL).
Deleted old footnote 8: ‘Preliminary value. Final specification pending characterization.’
Table 7, Power Sequence Pin Status for Fast Pads:
Changed title to Pin Status for Fast Pads During the Power Sequence
Changed preceding paragraph
From: Although there are no power up/down sequencing requirements to prevent issues like latch-up, excessive
current spikes, etc., the state of the I/O pins during power up/down varies depending on power. Prior to exiting
POR, the pads are in a high impedance state (Hi-Z).
To: There are no power up/down sequencing requirements to prevent issues such as latch-up, excessive current
spikes, and so on. Therefore, the state of the I/O pins during power up/down varies depending on which supplies
are powered.
Deleted the ‘Comment’ column.
Added a POR column after the VDD column.
Added row 2:’ VDDE, Low, Low, Asserted, High’ and row 5: VDDE, VDD33, VDD, Asserted, Hi-Z.
Table 8, Power Sequence Pin Status for Medium/Slow Pads:
Changed title to Pin Status for Medium and Slow Pads During the Power Sequence
Updated preceding paragraph.
Deleted the ‘Comment’ column.
Added a POR column after the VDD column.
Added row 3:’ VDDEH, VDD, Asserted, Hi-Z.’
Table 35. Table and Figure Changes Between Rev. 0.0 and Rev. 1.0 (continued)
Location
Description of Changes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC561CVR40 | IC MPU 32BIT 40MHZ 388-PBGA |
| MPC562CZP40 | IC MPU 32BIT W/CODE COMP 388PBGA |
| MPC566CZP40 | IC MPU FLASH 32BIT 1M 388-PBGA |
| MPC603RRX300LC | IC MPU POWERPC 300MHZ 255-CBGA |
| MPC603RVG300LC | MPU RISC PID7V-603E 255FCCBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC5566MZP132 | 功能描述:32位微控制器 - MCU 3M FLASH,32K CACHE 128K RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT |
| MPC5566MZP132R | 制造商:Freescale Semiconductor 功能描述:32-BIT MPC55XX POWERPC RISC 3MB FLASH 1.8V/2.5V/3.3V/5V 416 - Tape and Reel |
| MPC5566MZP144 | 功能描述:32位微控制器 - MCU 3M FLASH32K CACHE 128K RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT |
| MPC5567 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5567EVB | 功能描述:BOARD EVALUATION MPC5567MZP132 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 傳感器類型:CMOS 成像，彩色（RGB） 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關(guān)產(chǎn)品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。