- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄15742 > MPC5553EVBISYS (Freescale Semiconductor)KIT EVAL ISYSTEMS MPC5553 PDF資料下載
參數(shù)資料
| 型號： | MPC5553EVBISYS |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 35/68頁 |
| 文件大?。?/td> | 0K |
| 描述： | KIT EVAL ISYSTEMS MPC5553 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 微控制器 |
| 適用于相關(guān)產(chǎn)品： | MPC5553 |
| 所含物品： | 評估板和演示軟件 |
| 相關(guān)產(chǎn)品： | MPC5553MZQ132-ND - IC MCU MPC5553 REV A 324-PBGA MPC5553MZP132-ND - IC MCU MPC5553 REV A 416-PBGA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
MPC5553 Microcontroller Data Sheet, Rev. 4
Electrical Characteristics
Freescale Semiconductor
40
9
Data setup time for inputs
Master (MTFE = 0)
Slave
Master (MTFE = 1, CPHA = 0)7
Master (MTFE = 1, CPHA = 1)
tSUI
20
2
–4
20
—
20
2
3
20
—
20
2
6
20
—
ns
10
Data hold time for inputs
Master (MTFE = 0)
Slave
Master (MTFE = 1, CPHA = 0)7
Master (MTFE = 1, CPHA = 1)
tHI
–4
7
21
–4
—
–4
7
14
–4
—
–4
7
12
–4
—
ns
11
Data valid (after SCK edge)
Master (MTFE = 0)
Slave
Master (MTFE = 1, CPHA = 0)
Master (MTFE = 1, CPHA = 1)
tSUO
—
5
25
18
5
—
5
25
14
5
—
5
25
13
5
ns
12
Data hold time for outputs
Master (MTFE = 0)
Slave
Master (MTFE = 1, CPHA = 0)
Master (MTFE = 1, CPHA = 1)
tHO
–5
5.5
8
–5
—
–5
5.5
4
–5
—
–5
5.5
3
–5
—
ns
1 All DSPI timing specifications use the fastest slew rate (SRC = 0b11) on pad type M or MH. DSPI signals using pad types
of S or SH have an additional delay based on the slew rate. DSPI timing is specified at: VDDEH = 3.0–5.25 V;TA = TL to TH;
and CL = 50 pF with SRC = 0b11.
2 Speed is the nominal maximum frequency. Max. speed is the maximum speed allowed including frequency modulation (FM).
82 MHz parts allow for 80 MHz system clock + 2% FM; 114 MHz parts allow for 112 MHz system clock + 2% FM; and
132 MHz parts allow for 128 MHz system clock + 2% FM.
3 The minimum SCK cycle time restricts the baud rate selection for the given system clock rate.
These numbers are calculated based on two MPC55xx devices communicating over a DSPI link.
4 The actual minimum SCK cycle time is limited by pad performance.
5 The maximum value is programmable in DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK].
6 The maximum value is programmable in DSPI_CTARx[PASC] and DSPI_CTARx[ASC].
7 This number is calculated using the SMPL_PT field in DSPI_MCR set to 0b10.
Table 26. DSPI Timing1’ 2 (continued)
Spec
Characteristic
Symbol
80 MHz
112 MHz
132 MHz
Unit
Min.
Max.
Min.
Max.
Min.
Max.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC5554EVB | BOARD EVALUATION MPC5554 |
| MAX6440UTMRRD3+T | IC BATTERY MON SNGL SOT23-6 |
| MAX6440UTLSYD3+T | IC BATTERY MON SNGL SOT23-6 |
| MPC5553EVBGHS | KIT EVAL GREEN HILLS SOFTWARE |
| MPC5553EVB | KIT EVAL MPC5553MZP132 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC5553MVF112 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5553MVF112R2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5553MVF132 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5553MVF132R2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5553MVF80 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。