參數(shù)資料
型號(hào): MPC5553EVB
廠商: Freescale Semiconductor
文件頁數(shù): 12/68頁
文件大?。?/td> 0K
描述: KIT EVAL MPC5553MZP132
標(biāo)準(zhǔn)包裝: 1
類型: 微控制器
適用于相關(guān)產(chǎn)品: MPC5553
所含物品: 評估板和演示軟件
相關(guān)產(chǎn)品: MPC5553MZQ132-ND - IC MCU MPC5553 REV A 324-PBGA
MPC5553MZP132-ND - IC MCU MPC5553 REV A 416-PBGA
MPC5553 Microcontroller Data Sheet, Rev. 4
Overview
Freescale Semiconductor
2
The MPC5500 family of parts contains many new features coupled with high performance CMOS
technology to provide significant performance improvement over the MPC565.
The MPC5553 has two levels of memory hierarchy. The fastest accesses are to the 8-kilobytes (KB)
unified cache. The next level in the hierarchy contains the 64-KB on-chip internal SRAM and
1.5-megabytes (MB) internal flash memory. The internal SRAM and flash memory hold instructions and
data. The external bus interface is designed to support most of the standard memories used with the
MPC5xx family.
The complex input/output timer functions of the MPC5553 are performed by an enhanced time processor
unit (eTPU) engine. The eTPU engine controls 32 hardware channels. The eTPU has been enhanced over
the TPU by providing: 24-bit timers, double-action hardware channels, variable number of parameters per
channel, angle clock hardware, and additional control and arithmetic instructions. The eTPU is
programmed using a high-level programming language.
The less complex timer functions of the MPC5553 are performed by the enhanced modular input/output
system (eMIOS). The eMIOS’ 24 hardware channels are capable of single-action, double-action,
pulse-width modulation (PWM), and modulus-counter operations. Motor control capabilities include
edge-aligned and center-aligned PWM.
Off-chip communication is performed by a suite of serial protocols including controller area networks
(FlexCANs), enhanced deserial/serial peripheral interfaces (DSPIs), and enhanced serial communications
interfaces (eSCIs).
The MCU has an on-chip enhanced queued dual analog-to-digital converter (eQADC). The 324 and 416
packages have 40-channels.
The system integration unit (SIU) performs several chip-wide configuration functions. Pad configuration
and general-purpose input and output (GPIO) are controlled from the SIU. External interrupts and reset
control are also determined by the SIU. The internal multiplexer submodule (SIU_DISR)provides
multiplexing of eQADC trigger sources and external interrupt signal multiplexing.
The Fast Ethernet (FEC) module is a RISC-based controller that supports both 10 and 100 Mbps
Ethernet/IEEE 802.3 networks and is compatible with three different standard MAC (media access
controller) PHY (physical) interfaces to connect to an external Ethernet bus. The FEC supports the 10 or
100 Mbps MII (media independent interface), and the 10 Mbps-only with a seven-wire interface, which
uses a subset of the MII signals. The upper 16-bits of the 32-bit external bus interface (EBI) are used to
connect to an external Ethernet device. The FEC contains built-in transmit and receive message FIFOs and
DMA support.
相關(guān)PDF資料
PDF描述
MAX6440UTLSTD7+T IC BATTERY MON SNGL SOT23-6
GBC15DRYS-S734 CONN EDGECARD 30POS DIP .100 SLD
MPC5534EVBISYS KIT EVAL ISYSTEMS MPC5534
V300C36E75BL2 CONVERTER MOD DC/DC 36V 75W
MAX6440UTLSTD3+T IC BATTERY MON SNGL SOT23-6
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC5553EVBE 功能描述:開發(fā)板和工具包 - 其他處理器 MPC5553MZP132 EVAL Qorivva RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓:
MPC5553EVBE 制造商:Freescale Semiconductor 功能描述:MPC55xxEVB: MPC55xx Evaluation
MPC5553EVBGHS 功能描述:開發(fā)軟件 GREEN HILLS SW Qorivva RoHS:否 制造商:Atollic Inc. 產(chǎn)品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
MPC5553EVBISYS 功能描述:開發(fā)軟件 ISYSTEMS CONTENT Qorivva RoHS:否 制造商:Atollic Inc. 產(chǎn)品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
MPC5553MVF112 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller