OPERATIONAL MODES SERIAL PERIPHERAL INTER" />
參數(shù)資料
型號: MM908E626AVEK
廠商: Freescale Semiconductor
文件頁數(shù): 15/43頁
文件大小: 0K
描述: IC STEPPER MOTOR DRIVER 54-SOIC
標(biāo)準(zhǔn)包裝: 26
應(yīng)用: 自動鏡像控制
核心處理器: HC08
程序存儲器類型: 閃存(16 kB)
控制器系列: 908E
RAM 容量: 512 x 8
接口: SCI,SPI
輸入/輸出數(shù): 13
電源電壓: 8 V ~ 18 V
工作溫度: -40°C ~ 115°C
安裝類型: 表面貼裝
封裝/外殼: 54-BSSOP(0.295",7.50mm 寬)裸露焊盤
包裝: 管件
供應(yīng)商設(shè)備封裝: 54-SOICW-EP
產(chǎn)品目錄頁面: 808 (CN2011-ZH PDF)
Analog Integrated Circuit Device Data
22
Freescale Semiconductor
908E626
FUNCTIONAL DEVICE OPERATION
OPERATIONAL MODES
SERIAL PERIPHERAL INTERFACE
The serial peripheral interface (SPI) creates the
communication link between the microcontroller and the
908E626.
The interface consists of four pins (see Figure 11):
SS—Slave Select
MOSI—Master-Out Slave-In
MISO—Master-In Slave-Out
SPSCK—Serial Clock (maximum frequency 4.0 MHz)
A complete data transfer via the SPI consists of 2 bytes.
The master sends address and data, slave system status,
and data of the selected address.
Figure 11. SPI Protocol
During the inactive phase of SS, the new data transfer is
prepared. The falling edge on the SS line indicates the start
of a new data transfer and puts MISO in the low-impedance
mode. The first valid data are moved to MISO with the rising
edge of SPSCK.
The MISO output changes data on a rising edge of
SPSCK. The MOSI input is sampled on a falling edge of
SPSCK. The data transfer is only valid if exactly 16 sample
clock edges are present in the active phase of SS.
After a write operation, the transmitted data is latched into
the register by the rising edge of SS. Register read data is
internally latched into the SPI at the time when the parity bit
is transferred. SS HIGH forces MISO to high-impedance.
MASTER ADDRESS BYTE
A4:A0
Contains the address of the desired register.
R/W
Contains information about a read or a write operation.
If R/W = 1, the second byte of master contains no valid
information, slave just transmits back register data.
If R/W = 0, the master sends data to be written in the
second byte, slave sends concurrently contents of
selected register prior to write operation, write data is
latched in the SMARTMOS register on rising edge of
SS
.
Parity P
The parity bit is equal to “0” if the number of 1 bits is an
even number contained within R/W, A4:A0. If the number of
1 bits is odd, P equals “1”. For example, if R/W = 1, A4:A0 =
00001, then P equals “0.”
The parity bit is only evaluated during a write operation.
Bit X
Not used.
Master Data Byte
Contains data to be written or no valid data during a read
operation.
S7
S6
S5
S4
S3
S2
S1
S0
R/W
A4
A3
A2
A1
A0
P
X
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
System Status Register
Read/Write, Address, Parity
Data (Register write)
Data (Register read)
Rising edge of SPSCK
Change MISO/MOSI
Output
Falling edge of SPSCK
Sample MISO/MOSI
Input
Slave latch
register address
Slave latch
data
SS
MOSI
MISO
SPSCK
相關(guān)PDF資料
PDF描述
MM908E625ACEK IC HALF-BRIDGE QUAD 54-SOIC
MM908E624ACEW IC SWITCH TRIPLE MCU/LIN 54-SOIC
06FMN-BMTTR-A-TB CONN FMN HSNG 6POS STAG REV SMD
046232104103800+ CONN FFC/FPC 4POS 1MM R/A SMD
046232106103800 CONN FFC/FPC 6POS 1MM R/A SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MM908E626AVPEK 功能描述:8位微控制器 -MCU MCU + LIN + MOTOR DRIVER RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
MM908E626AVPEKR2 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
MM908E626R2 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Stepper Motor Driver with Embedded MCU and LIN Serial Communication
MM-90N 功能描述:ANT MAGN MNT VEHIC 3.5"DIA 10'NF RoHS:是 類別:RF/IF 和 RFID >> RF 天線 系列:* 標(biāo)準(zhǔn)包裝:1 系列:*
MM90R9F 制造商:Ohmite Mfg Co 功能描述: