參數(shù)資料
型號(hào): MM54HC123AJ
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類(lèi): 諧振器
英文描述: Dual Retriggerable Monostable Multivibrator
中文描述: HC/UH SERIES, DUAL MONOSTABLE MULTIVIBRATOR, CDIP16
封裝: DIP-16
文件頁(yè)數(shù): 4/6頁(yè)
文件大?。?/td> 198K
代理商: MM54HC123AJ
Logic Diagram
TL/F/5206–5
Theory of Operation
TL/F/5206–6
j
POSITIVE EDGE TRIGGER
m
POSITIVE EDGE RE-TRIGGER (PULSE LENGTHENING)
k
NEGATIVE EDGE TRIGGER
n
RESET PULSE SHORTENING
l
POSITIVE EDGE TRIGGER
o
CLEAR TRIGGER
FIGURE 1
TRIGGER OPERATION
As shown in Figure 1 and the logic diagram before an input
trigger occurs, the one shot is in the quiescent state with the
Q output low, and the timing capacitor C
EXT
completely
charged to V
CC
. When the trigger input A goes from V
CC
to
GND (while inputs B and clear are held to V
CC
) a valid trig-
ger is recognized, which turns on comparator C1 and N-
channel transistor N1
j
. At the same time the output latch
is set. With transistor N1 on, the capacitor C
EXT
rapidly dis-
charges toward GND until V
REF1
is reached. At this point
the output of comparator C1 changes state and transistor
N1 turns off. Comparator C1 then turns off while at the
same time comparator C2 turns on. With transistor N1 off,
the capacitor C
EXT
begins to charge through the timing re-
4
相關(guān)PDF資料
PDF描述
MM74HC137 3-to-8 Line Decoder With Address Latches (Inverted Output)
MM74HC137J 3-to-8 Line Decoder With Address Latches (Inverted Output)
MM74HC137N 3-to-8 Line Decoder With Address Latches (Inverted Output)
MM54HC137 3-to-8 Line Decoder With Address Latches (Inverted Output)
MM54HC137J 3-to-8 Line Decoder With Address Latches (Inverted Output)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MM54HC123AJ883QS 制造商:Texas Instruments 功能描述:5962-8684702EA
MM54HC125 WAF 制造商:Texas Instruments 功能描述:
MM54HC125E/883 制造商:Rochester Electronics LLC 功能描述:- Bulk
MM54HC126E/883 制造商:Rochester Electronics LLC 功能描述:- Bulk
MM54HC126J/883 制造商:Texas Instruments 功能描述: