- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45331 > MK51N256CLQ100 (FREESCALE SEMICONDUCTOR INC) 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144 PDF資料下載
參數(shù)資料
| 型號(hào)： | MK51N256CLQ100 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144 |
| 封裝： | 20 X 20 MM, LQFP-144 |
| 文件頁(yè)數(shù)： | 25/74頁(yè) |
| 文件大?。?/td> | 1831K |
| 代理商： | MK51N256CLQ100 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)當(dāng)前第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)
6.4.1.2 Flash timing specifications — commands
Table 19. Flash command timing specifications
Symbol
Description
Min.
Typ.
Max.
Unit
Notes
trd1blk256k
Read 1s Block execution time
256 KB data flash
—
1.4
ms
trd1sec2k
Read 1s Section execution time (flash sector)
—
40
μs
tpgmchk
Program Check execution time
—
35
μs
trdrsrc
Read Resource execution time
—
35
μs
tpgm4
Program Longword execution time
—
50
TBD
μs
tersblk256k
Erase Flash Block execution time
256 KB data flash
—
160
800
ms
tersscr
Erase Flash Sector execution time
—
20
100
ms
tpgmsec512
tpgmsec1k
tpgmsec2k
Program Section execution time
512 B flash
1 KB flash
2 KB flash
—
TBD
ms
trd1all
Read 1s All Blocks execution time
—
2.8
ms
trdonce
Read Once execution time
—
35
μs
tpgmonce
Program Once execution time
—
50
TBD
μs
tersall
Erase All Blocks execution time
—
320
1600
ms
tvfykey
Verify Backdoor Access Key execution time
—
35
μs
1. Assumes 25MHz flash clock frequency.
2. Maximum times for erase parameters based on expectations at cycling end-of-life.
6.4.1.3 Flash (FTFL) current and power specfications
Table 20. Flash (FTFL) current and power specfications
Symbol
Description
Typ.
Unit
IDD_PGM
Worst case programming current in program flash
10
mA
6.4.1.4 Reliability specifications
Table 21. NVM reliability specifications
Symbol
Description
Min.
Typ.1
Max.
Unit
Notes
Program Flash
tnvmretp10k Data retention after up to 10 K cycles
5
TBD
—
years
tnvmretp1k Data retention after up to 1 K cycles
10
TBD
—
years
Table continues on the next page...
Peripheral operating requirements and behaviors
K51 Sub-Family Data Sheet Data Sheet, Rev. 4, 3/2011.
Freescale Semiconductor, Inc.
Preliminary
31
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MK51N512CMD100 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA144 |
| MK51N512CLQ100 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144 |
| MK51N256CMD100 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA144 |
| MK51N512CMC100 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA121 |
| MK51X256CMC100R | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA121 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MK51N256CMD100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK51N512CLL100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK51N512CLQ100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK51N512CMC100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK51N512CMD100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。