Table 44. I 2C timing (continued) Characteristic Symbol Standard Mode Fast Mode " />
參數(shù)資料
型號(hào): MK40DN512ZVMD10
廠商: Freescale Semiconductor
文件頁(yè)數(shù): 58/78頁(yè)
文件大?。?/td> 0K
描述: IC ARM CORTEX MCU 512KB 144BGA
標(biāo)準(zhǔn)包裝: 800
系列: Kinetis
核心處理器: ARM? Cortex?-M4
芯體尺寸: 32-位
速度: 100MHz
連通性: CAN,EBI/EMI,I²C,IrDA,SDHC,SPI,UART/USART,USB,USB OTG
外圍設(shè)備: DMA,I²S,LCD,LVD,POR,PWM,WDT
輸入/輸出數(shù): 98
程序存儲(chǔ)器容量: 512KB(512K x 8)
程序存儲(chǔ)器類(lèi)型: 閃存
RAM 容量: 128K x 8
電壓 - 電源 (Vcc/Vdd): 1.71 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 33x16b,D/A 2x12b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 105°C
封裝/外殼: 144-LBGA
包裝: 托盤(pán)
Table 44. I 2C timing (continued)
Characteristic
Symbol
Standard Mode
Fast Mode
Unit
Minimum
Maximum
Minimum
Maximum
Fall time of SDA and SCL signals
tf
300
20 +0.1Cb5
300
ns
Set-up time for STOP condition
tSU; STO
4
0.6
s
Bus free time between STOP and
START condition
tBUF
4.7
1.3
s
Pulse width of spikes that must be
suppressed by the input filter
tSP
N/A
0
50
ns
1. The master mode I2C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves
acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL
lines.
2. The maximum tHD; DAT must be met only if the device does not stretch the LOW period (tLOW) of the SCL signal.
3. Input signal Slew = 10ns and Output Load = 50pf
4. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
5. A Fast mode I2C bus device can be used in a Standard mode I2C bus system, but the requirement tSU; DAT ≥ 250 ns must
then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a
device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line trmax + tSU; DAT
= 1000 + 250 = 1250 ns (according to the Standard mode I2C bus specification) before the SCL line is released.
6. Cb = total capacitance of the one bus line in pF.
SDA
SCL
tHD; STA
tHD; DAT
tLOW
tSU; DAT
tHIGH
tSU; STA
SR
P
S
tHD; STA
tSP
tSU; STO
tBUF
tf
tr
tf
tr
Figure 24. Timing definition for fast and standard mode devices on the I2C bus
6.8.8 UART switching specifications
Peripheral operating requirements and behaviors
K40 Sub-Family Data Sheet Data Sheet, Rev. 7, 02/2013.
Freescale Semiconductor, Inc.
61
相關(guān)PDF資料
PDF描述
MK53DN512ZCMD10 IC ARM CORTEX MCU 512KB 144BGA
MK60DN512ZVLL10 IC ARM CORTEX MCU 512KB 100LQFP
MK60DN512ZVMD10 IC ARM CORTEX MCU 512KB 144BGA
MLX90308LDF-DAA-000-TU IC SENSOR PROG INTERFACE 16-SOIC
MLX90314LDF-BAA-000-TU IC SENSOR PROG HIGH GAIN 16-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MK40DX128VLH7 功能描述:ARM微控制器 - MCU Kinetis 128K Flex RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:72 MHz 程序存儲(chǔ)器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT
MK40DX128VLK7 功能描述:ARM微控制器 - MCU Kinetis 128K Flex RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:72 MHz 程序存儲(chǔ)器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT
MK40DX128VLL7 功能描述:ARM微控制器 - MCU Kinetis 128K Flex RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:72 MHz 程序存儲(chǔ)器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT
MK40DX128VLQ10 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:K40 Sub-Family
MK40DX128VMB7 功能描述:ARM微控制器 - MCU Kinetis128K Flex RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:72 MHz 程序存儲(chǔ)器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT