- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄102744 > MK2069-03GI 160 MHz, OTHER CLOCK GENERATOR, PDSO56 PDF資料下載
參數(shù)資料
| 型號： | MK2069-03GI |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | 160 MHz, OTHER CLOCK GENERATOR, PDSO56 |
| 封裝： | 6.10 MM, 0.50 MM PITCH, TSSOP-56 |
| 文件頁數(shù)： | 2/19頁 |
| 文件大?。?/td> | 339K |
| 代理商： | MK2069-03GI |
VCXO-Based Clock Translator with High Multiplication
MDS 2069-03
J
10
Revision 030906
Integrated Circuit Systems, Inc. l 525 Race Street, San Jose, CA 95126 l tel (408) 295-9800 l
MK2069-03
Lock Detection Circuit Diagram
If the lock detection circuit is not used, the LDR output
may remain unconnected, however the LDC input
should be tied high or low. If the PCB was designed to
accommodate the RLD and CLD components but the
LD output will not be used, RLD can remain unstuffed
and CLD can be replaced with a resistor (< 10 kohm).
Power Supply Considerations
As with any integrated clock device, the MK2069-03
has a special set of power supply requirements:
The feed from the system power supply must be
filtered for noise that can cause output clock jitter.
Power supply noise sources include the system
switching power supply or other system components.
The noise can interfere with device PLL components
such as the VCO or phase detector.
Each VDD pin must be decoupled individually to
prevent power supply noise generated by one device
circuit block from interfering with another circuit
block.
Clock noise from device VDD pins must not get onto
the PCB power plane or system EMI problems may
result.
This above set of requirements is served by the circuit
illustrated in the Recommended Power Supply
Connection (next page). The main features of this
circuit are as follows:
Only one connection is made to the PCB power
plane.
The capacitors and ferrite chip (or ferrite bead) on
the common device supply form a lowpass ‘pi’ filter
that remove noise from the power supply as well as
clock noise back toward the supply. The bulk
capacitor should be a tantalum type, 1
F minimum.
The other capacitors should be ceramic type.
The power supply traces to the individual VDD pins
should fan out at the common supply filter to reduce
interaction between the device circuit blocks.
The decoupling capacitors at the VDD pins should be
ceramic type and should be as close to the VDD pin
as possible. There should be no via’s between the
decoupling capacitor and the supply pin.
Recommended Power Supply Connection
Series Termination Resistor
Output clock PCB traces over 1 inch should use series
termination to maintain clock signal integrity and to
reduce EMI. To series terminate a 50
trace, which is a
commonly used PCB trace impedance, place a 33
resistor in series with the clock line as close to the clock
Lo c k D e te c tio n C irc uit
Lo c k
Q u a lific a tio n
C ounte r
(8 up , 1 dow n)
VC XO
Ph a s e
De te c to r
Erro r
Ou tp u t
LD
LD C
LD R
RL D
CL D
R ESET
FV
Div id e r
Ou tp u t
OE L
Input Th re s hold
s e t to V D D /2
Connection Via to 3.3V
Power Plane
Ferrite
Chip
0.
1
F
BUL
K
1nF
VDD
Pin
0.
01
F
VDD
Pin
0.
01
F
VDD
Pin
0.
01
F
VDD
Pin
0.
01
F
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M30621FCNGP | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP80 |
| ML9041A-01BCVWA | 17 X 100 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC175 |
| MX10C8051FI | 8-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP44 |
| MPC8260ACZULHDX | 32-BIT, 250 MHz, RISC PROCESSOR, PBGA480 |
| MPC8266ACZUMIBX | 32-BIT, 266 MHz, RISC PROCESSOR, PBGA480 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MK2069-03GITR | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 VCXO-BASED CLOCK TRANSLATOR RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MK2069-04 | 制造商:ICS 制造商全稱:ICS 功能描述:VCXO-Based Universal Clock Translator |
| MK2069-04GI | 功能描述:IC VCXO CLK TRANSLATOR 56-TSSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| MK2069-04GILF | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 VCXO-BASED UNIVERSAL CLOCK TRANSLATOR RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MK2069-04GILFTR | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 VCXO-BASED UNIVERSAL CLOCK TRANSLATOR RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。