- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄65810 > MK1581-01GI 2.048 MHz, OTHER CLOCK GENERATOR, PDSO16 PDF資料下載
參數(shù)資料
| 型號： | MK1581-01GI |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | 2.048 MHz, OTHER CLOCK GENERATOR, PDSO16 |
| 封裝： | 4.40 MM, 0.65 MM PITCH, MO-153, TSSOP-16 |
| 文件頁數(shù)： | 6/10頁 |
| 文件大?。?/td> | 152K |
| 代理商： | MK1581-01GI |
Low Phase Noise T1 / E1 Clock Generator
MDS 1581-01 C
5
Revision 050803
Integrated Circuit Systems, Inc. ● 525 Race Street, San Jose, CA 95126 ● tel (408) 295-9800 ●
www.icst.com
MK1581-01
A “normalized” PLL loop bandwidth may be calculated
as follows:
The “normalized” bandwidth (NBW) equation above
does not take into account the effects of damping factor
or the second pole. NBW is approximately equal to the
actual -3dB bandwidth of the loop when the damping
factor is about 5 and C2 is very small. In most
applications, NBW is about 75% of the actual -3dB
bandwidth. However, NBW does provide a useful
approximation of filter performance.
The loop damping factor is calculated as follows:
Where:
RS = Value of resistor in loop filter (Ohms)
ICP = Charge pump current (amps)
(refer to Charge Pump Current Table, below)
N = Crystal multiplier shown in the above table
CS = Value of capacitor CS in loop filter
(Farads)
As a general rule, the following relationship should be
maintained between components CS and CP in the loop
filter:
Charge Pump Current Table
Special considerations must be made in choosing loop
components CS and CP.
These recommendations can be found in the design
aid tools section of www.icst.com.
Series Termination Resistor
Clock output traces over one inch should use series
termination. To series terminate a 50
W trace (a
commonly used trace impedance), place a 33
W resistor
in series with the clock line, as close to the clock output
pin as possible. The nominal impedance of the clock
output is 20
W. (The optional series termination resistor
is not shown in the External Component Schematic.)
Decoupling Capacitors
As with any high performance mixed-signal IC, the
MK1581-01 must be isolated from system power
supply noise to perform optimally.
Decoupling capacitors of 0.01F must be connected
between each VDD and the PCB ground plane. To
further guard against interfering system supply noise,
the MK1581-01 should use one common connection to
the PCB power plane as shown in the diagram on the
next page. The ferrite bead and bulk capacitor help
reduce lower frequency noise in the supply that can
lead to output clock phase modulation.
Recommended Power Supply Connection
for Optimal Device Performance
Crystal Load Capacitors
The device crystal connections should include pads for
small capacitors from X1 to ground and from X2 to
ground, shown as CL in the External Component
Schematic. These capacitors are used to adjust the
stray capacitance of the board to match the nominally
RSET
Charge Pump Current
(ICP)
1.4 M
W
10
mA
680 k
W
20
mA
540 k
W
25
mA
120 k
W
100
mA
NBW
RS ICP
575
N
---------------------------------------
=
Damping Factor
RS
625
I
CP
CS
N
-----------------------------------------
=
CP
CS
20
------
=
C onnection to 3.3V
Pow er Plane
Ferrite
Bead
B ulk D ecoupling C apac itor
(such as 1
F Tantalum)
V DD P in
0.01
F Decoupling Capacitors
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MK1704A | 140 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MK1705A | 167 MHz, VIDEO CLOCK GENERATOR, PDSO8 |
| MK1705ALFTR | 167 MHz, VIDEO CLOCK GENERATOR, PDSO8 |
| MK1705ATR | 167 MHz, VIDEO CLOCK GENERATOR, PDSO8 |
| MK1707DTR | 108 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MK1581-01GILF | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 LOW PHASE NOISE T1/E 1 CLOCK GENERATOR RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MK1581-01GILFTR | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 LOW PHASE NOISE T1/E 1 CLOCK GENERATOR RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MK1581-01GITR | 功能描述:IC CLK GENERATOR T1/E1 16-TSSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| MK159 | 制造商:Velleman Inc 功能描述:Brain Game Kit |
| MK15-B-0 | 制造商:MEDER 制造商全稱:Meder Electronic 功能描述:MK Reed Sensors |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。