參數(shù)資料
型號: MK1413STR
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時鐘產(chǎn)生/分配
英文描述: 16.9344 MHz, OTHER CLOCK GENERATOR, PDSO8
封裝: 0.150 INCH, SOIC-8
文件頁數(shù): 3/7頁
文件大?。?/td> 174K
代理商: MK1413STR
MK1413
MPEG AUDIO CLOCK SOURCE
CLOCK SYNTHESIZER
IDT / ICS MPEG AUDIO CLOCK SOURCE
3
MK1413
REV E 010606
Application Information
Series Termination Resistor
Clock output traces should use series termination. For
series terminating a 50
trace (a commonly used trace
impedance), place a 33
resistor in series with the clock
line and as close to the clock output pin as possible. The
nominal impedance of the clock output is 20
.
Crystal Load Capacitors
The device crystal connections should include pads for
capacitors from X1 to ground and from X2 to ground, and a
parallel rsonant 14.31818 MHz crystal is recommended.
These capacitors are used to adjust the stray capacitance of
the board to match the nominally required crystal load
capacitance. To reduce possible noise pickup, use very
short PCB traces (and no vias) been the crystal and device.
The value (in pF) of each crystal load capacitor should equal
(CL -4) x2, where CL is the crystal’s load (correlation)
capacitance in pF. The frequency tolerance of the crystal
should be 50 ppm or better.For a clock input, connect X1
and leave X2 unconnected. Because these capacitors
adjust the stray capacitance of the PCB, check the output
frequency using your final layout to see if the value of C
should be changed.
PCB Layout Recommendations
Observe the following guidelines for optimum device
performance and lowest output phase noise:
1) Each 0.01F decoupling capacitor should be mounted on
the component side of the board as close to the VDD pin as
possible. No vias should be used between decoupling
capacitor and VDD pin. The PCB trace to VDD pin should
be kept as short as possible, as should the PCB trace to the
ground via. Distance of the ferrite bead and bulk decoupling
from the device is less critical.
2) The external crystal should be mounted next to the device
with short traces. The X1 and X2 traces should not be
routed next to each other with minimum spaces, instead
they should be separated and away from other traces.
3) To minimize EMI, and obtain the best signal integrity, the
33
series termination resistor should be placed close to
the clock output.
4) An optimum layout is one with all components on the
same side of the board, minimizing vias through other signal
layers (the ferrite bead and bulk decoupling capacitor can be
mounted on the back). Other signal traces should be routed
away from the MK1413. This includes signal traces just
underneath the device, or on layers adjacent to the ground
plane layer used by the device.
相關(guān)PDF資料
PDF描述
MK1449SITRLF 49.152 MHz, OTHER CLOCK GENERATOR, PDSO8
MK1449SITRLF 49.152 MHz, OTHER CLOCK GENERATOR, PDSO8
MK1491-06STR 49.152 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
MK1491E-14R 75 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
MK1491E-14R 75 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MK1418 制造商:ICS 制造商全稱:ICS 功能描述:OPL3, OPL4 + Codec Clock Source
MK1418S 制造商:ICS 功能描述:
MK1418STR 制造商:ICS 制造商全稱:ICS 功能描述:OPL3, OPL4 + Codec Clock Source
MK14-1A66B-100W 制造商:MEDER 制造商全稱:Meder Electronic 功能描述:MK Reed Sensors
MK14-1A66B-100W_DE 制造商:MEDER 制造商全稱:Meder Electronic 功能描述:(deutsch) MK Reed Sensor