- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383602 > MH89770 (Mitel Networks Corporation) Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 PDF資料下載
參數(shù)資料
| 型號： | MH89770 |
| 廠商： | Mitel Networks Corporation |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 中文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 文件頁數(shù)： | 21/36頁 |
| 文件大?。?/td> | 836K |
| 代理商： | MH89770 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
4-145
Preliminary Information
MH89770
Figure 14 - ISDN Voice Data Channel Bank
Digital Line Interface
Switch Matrix
MT8980
T1 Interface
MH89770
MT8910
MT8910
MT8952
MT8952
MT8952
MT8941
Z
T
Z
T
DSTo
DSTi
DSTo
DSTi
DSTo
DSTi
DSTo
DSTi
DSTo
DSTi
STi0
STo0
C4i
F0i
STo1
STi1
STo2
STi3
STo3
D-Channel Processing
DSTi
DSTo
CSTi0
CSTo
CSTi1
C2i
C1.5i
OUTA
OUTB
RxR
RxT
E8Ko
F0i
F0i
E8Ko
C4o
C2o
F0o
C1.5
Equal-
izer
μ
P
μ
P
μ
P
μ
P
The ISDN channel bank in Figure 14 is divided into
four blocks, the digital line interface, the switch
matrix, the D channel processing, and the T1
interface. Beginning with the digital line interface, the
MT8910 provides 2B+D 160k bit bidirectional
communication over single twisted pair wiring. The
MT8910 converts the 160kbit line signal into ST-Bus
format, where it can be manipulated by the MT8980
switch matrix. The data received from the MT8910 is
then transferred to the D channel processor by the
switch matrix. The D channel processor converts the
2B+D format used on the 160 kBit digital line into the
23B+D format used on the T1 Link.
To control and monitor the MT8910s and the T1
interface the switch matrix operates some of its input
and output streams in message mode. This enables
the system to control all of the functions of the
MT8910s and the T1 interface through the Control
ST-BUS points, (CSTi/o).
Clock synchronization is done by the MT8941.
Phase-locked loop # 2 generates ST-BUS clocks that
are synchronized to the extracted 8kHz output from
the T1 interface. Phase-locked loop #1 generates
the transmit T1 clock synchronized to the ST-BUS
clocks, which are
synchronized to the extracted T1
clock. This scheme will also allow the system to
operate in a loop timed mode.
With appropriate multiplexing a single D channel
processor can handle all 23 2B+D interfaces. If both
B channels on all 24 lines are going to be used then
it would be necessary to use two T1 trunk interfaces.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MH89770S | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MH89790B | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MH89790BN | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MH89790BS | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MH89791 | CEPT PCM 30 Transmit Equalizer Advance Information |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MH89770N | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:T1/ESF Framer & Interface Preliminary Information |
| MH89770S | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:T1/ESF Framer & Interface Preliminary Information |
| MH89790B | 制造商:MITEL 功能描述: 制造商:ZARLNK 功能描述: |
| MH89790BN | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:ST-BUS⑩ FAMILY CEPT PCM 30/CRC-4 Framer & Interface Preliminary Information |
| MH89790BS | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:ST-BUS⑩ FAMILY CEPT PCM 30/CRC-4 Framer & Interface Preliminary Information |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。