- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376168 > MEM4X16E43VTW-5 (Electronic Theatre Controls, Inc.) 4 MEG x 16 EDO DRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | MEM4X16E43VTW-5 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 4 MEG x 16 EDO DRAM |
| 中文描述： | 4邁可× 16 EDO公司的DRAM |
| 文件頁數(shù)： | 11/24頁 |
| 文件大?。?/td> | 598K |
| 代理商： | MEM4X16E43VTW-5 |
11
EDO DRAM
NOTES
1.
All voltages referenced to V
SS
.
2.
This parameter is sampled. V
CC
= +3.3V; f = 1
MHz; T
A
= 25°C.
3.
I
CC
is dependent on output loading and cycle
rates. Specified values are obtained with mini-
mum cycle time and the outputs open.
4.
Enables on-chip refresh and address counters.
5.
The minimum specifications are used only to
indicate cycle time at which proper operation
over the full temperature range is ensured.
6.
An initial pause of 100μs is required after power-
up, followed by eight RAS# refresh cycles (RAS#-
ONLY or CBR with WE# HIGH), before proper
device operation is ensured. The eight RAS# cycle
wake-ups should be repeated any time the
t
REF
refresh requirement is exceeded.
7.
AC characteristics assume
t
T = 2.5ns.
8.
V
IH
(MIN) and V
IL
(MAX ) are reference levels for
measuring timing of input signals. Transition
times are measured between V
IH
and V
IL
(or
between V
IL
and V
IH
).
9.
In addition to meeting the transition rate
specification, all input signals must transit
between V
IH
and V
IL
(or between V
IL
and V
IH
) in a
monotonic manner.
10. If CAS# and RAS# = V
IH
, data output is High-Z.
11. If CAS# = V
IL
, data output may contain data from
the last valid READ cycle.
12. Measured with a load equivalent to two TTL
gates and 100pF; and V
OL
= 0.8V and V
OH
= 2V.
13. If CAS# is LOW at the falling edge of RAS#,
output data will be maintained from the previous
cycle. To initiate a new cycle and clear the data-
out buffer, CAS# must be pulsed HIGH for
t
CP.
14. The
t
RCD (MAX ) limit is no longer specified.
t
RCD (MAX ) was specified as a reference point
only. If
t
RCD was greater than the specified
t
RCD
(MAX ) limit, then access time was controlled
exclusively by
t
CAC (
t
RAC [MIN] no longer
applied). With or without the
t
RCD limit,
t
AA
and
t
CAC must always be met.
15. The
t
RAD (MAX ) limit is no longer specified.
t
RAD (MAX ) was specified as a reference point
only. If
t
RAD was greater than the specified
t
RAD
(MAX ) limit, then access time was controlled
exclusively by
t
AA (
t
RAC and
t
CAC no longer
applied). With or without the
t
RAD (MAX ) limit,
t
AA,
t
RAC, and
t
CAC must always be met.
16. Either
t
RCH or
t
RRH must be satisfied for a READ
cycle.
17.
t
OFF (MAX ) defines the time at which the output
achieves the open circuit condition and is not
referenced to V
OH
or V
OL
.
18.
t
WCS,
t
RWD,
t
AWD,
and
t
CWD
are
not
restrictive
operating
parameters.
t
WCS
applies
to
EARLY
WRITE
cycles.
If
t
WCS
>
t
WCS
(MIN),
the
cycle
is
an
EARLY
WRITE
cycle
and
the
data
output
will
remain
an
open
circuit
throughout
the
entire
cycle.
t
RWD,
t
AWD,
and
t
CWD
define
READ-
MODIFY-WRITE
cycles.
Meeting
these
limits
allows
for
reading
and
disabling
output
data
and
then
applying
input
data.
OE#
held
HIGH
and
WE#
taken
LOW
after
CAS#
goes
LOW
results
in
a
LATE
WRITE
(OE#-controlled)
cycle.
t
WCS,
t
RWD,
t
CWD,
and
t
AWD
are
not
applicable
in
a
LATE
WRITE
cycle.
19. These parameters are referenced to CAS# leading
edge in EARLY WRITE cycles and WE# leading
edge in LATE WRITE or READ-MODIFY-WRITE
cycles.
20. If OE# is tied permanently LOW, LATE WRITE, or
READ-MODIFY-WRITE operations are not
possible.
21. A HIDDEN REFRESH may also be performed after
a WRITE cycle. In this case, WE# is LOW and
OE# is HIGH.
22. RAS#-ONLY REFRESH requires that all 8,192 rows
of the ARC8V4M16E or all 4,096 rows of the
4X 16E43V be refreshed at least once every
64ms.
23. CBR REFRESH for either device requires that at
least 4,096 cycles be completed every 64ms.
24. The DQs go High-Z during READ cycles once
t
OD
or
t
OFF occur. If CAS# stays LOW while OE# is
brought HIGH, the DQs will go High-Z. If OE# is
brought back LOW (CAS# still LOW), the DQs
will provide the previously read data.
25. LATE WRITE and READ-MODIFY-WRITE cycles
must have both
t
OD and
t
OEH met (OE# HIGH
during WRITE cycle) in order to ensure that the
output buffers will be open during the WRITE
cycle. If OE# is taken back LOW while CAS#
remains LOW, the DQs will remain open.
26. Column address changed once each cycle.
27. The first CASx# edge to transition LOW.
4 MEG x 16
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MF-100 | GENERAL PURPOSE METAL FILM RESISTORS |
| MF-100T100100K0.5 | GENERAL PURPOSE METAL FILM RESISTORS |
| MF-100T100100K1 | GENERAL PURPOSE METAL FILM RESISTORS |
| MF-100T100100K5 | GENERAL PURPOSE METAL FILM RESISTORS |
| MF-12 | GENERAL PURPOSE METAL FILM RESISTORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MEM512SD-DDR2-5 | 制造商:IBase Technology (USA) Inc. 功能描述:512MB SO-DIMM DDR-2, 533MHZ - Bulk |
| MEM-6106-1024-5E | 制造商:Emerson Network Power 功能描述:1GB MEMORY FOR CPCI-6106 - Bulk |
| MEMA14103A | 制造商:Hubbell Wiring Device-Kellems 功能描述:MICRO-QCK, M/F EXT 4P SINGL KEY 0.3M |
| MEMA14105A | 制造商:Hubbell Wiring Device-Kellems 功能描述:MICRO-QCK, M/F EXT 4P SINGL KEY 0.5M |
| MEMA1411A | 制造商:Hubbell Wiring Device-Kellems 功能描述:MICRO-QCK, M/F EXT MALE 4P SGL KEY 4M |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。