- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383596 > MD82C55B (Harris Corporation) CMOS Programmable Peripheral Interface PDF資料下載
參數(shù)資料
| 型號(hào)： | MD82C55B |
| 廠商： | Harris Corporation |
| 英文描述： | CMOS Programmable Peripheral Interface |
| 中文描述： | CMOS可編程外設(shè)接口 |
| 文件頁數(shù)： | 10/26頁 |
| 文件大?。?/td> | 234K |
| 代理商： | MD82C55B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
10
Operating Modes
Mode 2 (Strobed Bi-Directional Bus I/O)
The functional configuration provides a means for communi-
cating with a peripheral device or structure on a single 8-bit
bus for both transmitting and receiving data (bi-directional
bus I/O). “Hand shaking” signals are provided to maintain
proper bus flow discipline similar to Mode 1. Interrupt gener-
ation and enable/disable functions are also available.
Mode 2 Basic Functional Definitions:
Used in Group A only
One 8-bit, bi-directional bus Port (Port A) and a 5-bit
control Port (Port C)
Both inputs and outputs are latched
The 5-bit control port (Port C) is used for control and
status for the 8-bit, bi-directional bus port (Port A)
Bi-Directional Bus I/O Control Signal Definition
(Figures 11, 12, 13, 14)
INTR
- (Interrupt Request). A high on this output can be
used to interrupt the CPU for both input or output operations.
Output Operations
OBF
- (Output Buffer Full). The OBF output will go “l(fā)ow” to
indicate that the CPU has written data out to port A.
ACK
- (Acknowledge). A “l(fā)ow” on this input enables the
three-state output buffer of port A to send out the data. Oth-
erwise, the output buffer will be in the high impedance state.
INTE 1
- (The INTE flip-flop associated with OBF). Con-
trolled by bit set/reset of PC4.
Input Operations
STB
- (Strobe Input). A “l(fā)ow” on this input loads data into the
input latch.
IBF
- (Input Buffer Full F/F). A “high” on this output indicates
that data has been loaded into the input latch.
INTE 2
- (The INTE flip-flop associated with IBF). Controlled
by bit set/reset of PC4.
FIGURE 9. MODE 1 (STROBED OUTPUT)
tWOB
tWB
tAK
tAIT
tAOB
tWIT
OBF
WR
INTR
ACK
OUTPUT
Combinations of Mode 1: Port A and Port B can be individually defined as input or output in Mode 1 to support a wide variety of strobed I/O
applications.
FIGURE 10. COMBINATIONS OF MODE 1
1
D7
0
D6
1
D5
1
D4
1/0
D3 D2 D1 D0
CONTROL WORD
PORT A - (STROBED INPUT)
PORT B - (STROBED OUTPUT)
PC4
8
OBFB
PA7-PA0
STBA
INTRB
PC0
PC6, PC7
2
WR
PC6, PC7
1 = INPUT
0 = OUTPUT
8
IIBFA
PC5
INTRA
PC3
ACKB
PC2
I/O
PC1
PB7, PB0
RD
1
0
1
D7
0
D6
1
D5
0
D4
1/0
D3 D2 D1 D0
CONTROL WORD
PORT A - (STROBED OUTPUT)
PORT B - (STROBED INPUT)
PC7
8
STBB
PA7-PA0
OBFA
INTRB
PC0
PC4, PC5
2
RD
PC4, PC5
1 = INPUT
0 = OUTPUT
8
ACKA
PC6
INTRA
PC3
IBFB
PC1
I/O
PC2
PB7, PB0
WR
1
1
82C55A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MD900 | Ultra High Sensitivity Gateable Channel Photomultiplier DC-Modules |
| MDFB51 | Fast Recovery Diode |
| MDFB5120 | Fast Recovery Diode |
| MDFB5122 | Fast Recovery Diode |
| MDFB5124 | Fast Recovery Diode |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MD82C59A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Priority Interrupt Controller |
| MD82C59A WAF | 制造商:Harris Corporation 功能描述: |
| MD82C59A/7 | 制造商:Intersil Corporation 功能描述:PRIORITY INTERRUPT CONTROLLER, THIN EPI - Rail/Tube |
| MD82C59A/B | 制造商:Intersil Corporation 功能描述:INTERRUPT CNTRLR 5V 28CDIP - Rail/Tube 制造商:Intersil Corporation 功能描述:PERIPH INT CNTRLR 5V 8MHZ 28CDIP MIL |
| MD82C59A-12 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Priority Interrupt Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。