- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11713 > MCZ33905S5EK (Freescale Semiconductor)IC SYSTEM BASIS CHIP GEN2 32SOIC PDF資料下載
參數(shù)資料
| 型號： | MCZ33905S5EK |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 50/106頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SYSTEM BASIS CHIP GEN2 32SOIC |
| 標準包裝： | 42 |
| 應用： | 系統(tǒng)基礎芯片 |
| 接口： | CAN，LIN |
| 電源電壓： | 5.5 V ~ 27 V |
| 封裝/外殼： | 32-BSOP（0.295"，7.50mm 寬）裸露焊盤 |
| 供應商設備封裝： | 32-SOICW 裸露焊盤 |
| 包裝： | 管件 |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
Analog Integrated Circuit Device Data
48
Freescale Semiconductor
33903/4/5
FUNCTIONAL DEVICE OPERATION
CYCLIC INT OPERATION DURING LP VDD ON MODE
CYCLIC INT OPERATION DURING LP VDD ON MODE
Principle
This function can be used only in LP VDD ON mode (LP
VDD ON).
When Cyclic INT is selected and device is in LP VDD ON
mode, the device will generate a periodic INT pulse.
Upon reception of the INT pulse, the MCU must
acknowledge the INT by sending SPI commands before the
end of the next INT period in order to keep the process going.
When Cyclic INT is selected and operating, the device
remains in LP VDD ON mode, assuming the SPI commands
are issued properly. When no/improper SPI commands are
sent, the device will cease Cyclic INT operation and leave LP
VDD ON mode by issuing a reset. The device will then enter
into Normal Request mode.
VDD current capability and VDD regulator behavior is
similar as in LP VDD ON mode.
Operation
Cyclic INT period selection: register timer B
SPI command in hex 0x56xx [example; 0x560E for 512ms
cyclic Interrupt period (SPI command without parity bit)].
This command must be send while the device is in Normal
mode.
SPI commands to acknowledge INT: (2 commands)
- read the Random code via the watchdog register address
using the following command: MOSI 0x1B00 device report on
MISO second byte the RNDM code (MISO bit 0-7).
- write watchdog refresh command using the random code
inverted: 0x5A RNDb.
These commands can occur at any time within the period.
Initial entry in LP mode with Cyclic INT: after the device is
set in LP VDD ON mode, with cyclic INT enable, no SPI
command is necessary until the first INT pulse occurs. The
acknowledge process must start only after the 1st INT pulse.
Leave LP mode with Cyclic INT:
This is done by a SPI Wake-up command, similar to SPI
Wake-up from LP VDD ON mode: 0x5C10. The device will
enter into Normal Request mode.
Improper SPI command while Cyclic INT operates:
When no/improper SPI commands are sent, while the
device is in LP VDD ON mode with Cyclic INT enable, the
device will cease Cyclic INT operation and leave LP VDD ON
mode by issuing a reset. The device will then enter into
Normal Request mode.
The figure below (Figure 27) describes the complete
Cyclic Interrupt operation.
Figure 27. Cyclic Interrupt Operation
NORMAL MODE
INT
SPI
Timer B
LP VDD
Cyclic INT period
LP VDD ON MODE
ON mode
Read RNDM code
Write RNDM code inv.
1st period
2nd period
NORMAL
MODE
Cyclic INT period
3rd period
SPI Wake-up: 0x5C10
Write Timer B, select Cyclic INT period (ex: 512 ms, 0x560E)
Write Device mode: LP VDD ON with Cyclic INT enable (example: 0x5C90)
Cyclic INT period
Legend for SPI commands
INT
SPI
RST
RESET and
REQUEST
Prepare LP VDD ON
In LP VDD ON with Cyclic INT
Leave LP
Improper or no
with Cyclic INT
VDD ON Mode
LP VDD ON MODE
Leave LP VDD ON and Cyclic INT due to improper operation
REQUEST
acknowledge SPI command
NORMAL
MODE
相關PDF資料 |
PDF描述 |
|---|---|
| V150C36H150BL2 | CONVERTER MOD DC/DC 36V 150W |
| C8051F985-GM | IC MCU 8BIT 2KB FLASH 20QFN |
| 901-9610-3SF | CONN SMA BULKHEAD JACK CRIMP |
| V150C36H150BF3 | CONVERTER MOD DC/DC 36V 150W |
| V24A28E500BF3 | CONVERTER MOD DC/DC 28V 500W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MCZ33905S5EK/R2 | 制造商:Freescale Semiconductor 功能描述:IC SBC GEN2 CAN LIN X1 32SOIC 制造商:Freescale Semiconductor 功能描述:IC, SBC, GEN2, CAN, LIN X1, 32SOIC |
| MCZ33905S5EKR2 | 功能描述:CAN 接口集成電路 5V SBC HSCAN SNGL LIN RoHS:否 制造商:Texas Instruments 類型:Transceivers 工作電源電壓:5 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:SOIC-8 封裝:Tube |
| MCZ33905S5R2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SBC Gen2 with CAN High Speed and LIN Interface |
| MCZ33927EK | 功能描述:功率驅(qū)動器IC THREE PHASE PRE- DRIVER RoHS:否 制造商:Micrel 產(chǎn)品:MOSFET Gate Drivers 類型:Low Cost High or Low Side MOSFET Driver 上升時間: 下降時間: 電源電壓-最大:30 V 電源電壓-最小:2.75 V 電源電流: 最大功率耗散: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Tube |
| MCZ33927EK/R2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Three-Phase Field Effect Transistor Pre-Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復。