- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9411 > MCP40D18T-503E/LT (Microchip Technology)IC DGTL POT 50K 128TAPS SC70-6 PDF資料下載
參數(shù)資料
| 型號(hào)： | MCP40D18T-503E/LT |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 29/43頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DGTL POT 50K 128TAPS SC70-6 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 接片： | 128 |
| 電阻（歐姆）： | 50k |
| 電路數(shù)： | 1 |
| 溫度系數(shù)： | 標(biāo)準(zhǔn)值 150 ppm/°C |
| 存儲(chǔ)器類型： | 易失 |
| 接口： | I²C |
| 電源電壓： | 1.8 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 6-TSSOP，SC-88，SOT-363 |
| 供應(yīng)商設(shè)備封裝： | SC-70-6 |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 產(chǎn)品目錄頁面： | 674 (CN2011-ZH PDF) |
| 其它名稱： | MCP40D18T-503E/LTDKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
2009 Microchip Technology Inc.
DS22152B-page 35
MCP40D17/18/19
5.2.5
STOP BIT
The Stop bit (see Figure 5-6) Indicates the end of the
I2C Data Transfer Sequence. The Stop bit is defined as
the SDA signal rising when the SCL signal is “High”.
A Stop bit resets the I2C interface of the other devices.
FIGURE 5-6:
Stop Condition Receive or
Transmit Mode.
5.2.6
CLOCK STRETCHING
“Clock Stretching” is something that the Secondary
Device can do, to allow additional time to “respond” to
the “data” that has been received.
The MCP40D17/18/19 will not strech the clock signal
(SCL) since memory read accesses occur fast enough.
5.2.7
ABORTING A TRANSMISSION
If any part of the I2C transmission does not meet the
command format, it is aborted. This can be intentionally
accomplished with a START or STOP condition. This is
done so that noisy transmissions (usually an extra
START or STOP condition) are aborted before they
corrupt the device.
5.2.8
IGNORING AN I2C TRANSMISSION
AND “FALLING OFF” THE BUS
The MCP40D17/18/19 expects to receive entire, valid
I2C commands and will assume any command not
defined as a valid command is due to a bus corruption
and will enter a passive high condition on the SDA
signal. All signals will be ignored until the next valid
START condition and CONTROL BYTE are received.
FIGURE 5-7:
Typical 16-bit I2C Waveform Format.
FIGURE 5-8:
I2C Data States and Bit Sequence.
SCL
SDA A / A
P
1st
SDA
SCL
S
2nd 3rd 4th 5th 6th 7th 8th
P
A/A
Bit Bit
Bit Bit Bit Bit Bit Bit
1st 2nd 3rd 4th 5th 6th 7th 8th A/A
Bit Bit
Bit Bit Bit Bit Bit
Bit
SCL
SDA
START
Condition
STOP
Condition
Data allowed
to change
Data or
A valid
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-22H-MY-F2 | CONVERTER MOD DC/DC 52V 50W |
| VI-22V-MW | CONVERTER MOD DC/DC 5.8V 100W |
| VI-22H-MY-F1 | CONVERTER MOD DC/DC 52V 50W |
| VE-J7R-MZ | CONVERTER MOD DC/DC 7.5V 25W |
| VI-224-MY-F4 | CONVERTER MOD DC/DC 48V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCP40D19 | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7-Bit Single I2C? (with Command Code) Digital POT with Volatile Memory in SC70 |
| MCP40D19-103AE/LT | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7-Bit Single I2C? (with Command Code) Digital POT with Volatile Memory in SC70 |
| MCP40D19-103E/LT | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7-Bit Single I2C? (with Command Code) Digital POT with Volatile Memory in SC70 |
| MCP40D19-104AE/LT | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7-Bit Single I2C? (with Command Code) Digital POT with Volatile Memory in SC70 |
| MCP40D19-104E/LT | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7-Bit Single I2C? (with Command Code) Digital POT with Volatile Memory in SC70 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。