- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1953 > MCP2515T-E/ST (Microchip Technology)IC CAN CONTROLLER W/SPI 20TSSOP PDF資料下載
參數(shù)資料
| 型號： | MCP2515T-E/ST |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 78/88頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CAN CONTROLLER W/SPI 20TSSOP |
| 標準包裝： | 2,500 |
| 控制器類型： | CAN 接口 |
| 接口： | SPI 串行 |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 電流 - 電源： | 10mA |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-TSSOP |
| 包裝： | 帶卷 (TR) |
| 配用： | MCP2515DM-BM-ND - BOARD DEMO FOR MCP2515/51 MCP2515DM-PTPLS-ND - BOARD DAUGHTER PICTAIL MCP2515 MCP2515DM-PCTL-ND - BOARD DEMO FOR MCP2515 DV251001-ND - KIT DEVELOPMENT CAN MCP2510 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁當前第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
MCP2515
DS21801F-page 8
2010 Microchip Technology Inc.
2.4.1
ACTIVE ERRORS
If an error-active node detects a bus error, the node
interrupts transmission of the current message by
generating an active error flag. The active error flag is
composed of six consecutive dominant bits. This bit
sequence actively violates the bit-stuffing rule. All other
stations recognize the resulting bit-stuffing error and, in
turn, generate error frames themselves, called error
echo flags.
The error flag field, therefore, consists of between six
and twelve consecutive dominant bits (generated by
one or more nodes). The error delimiter field (eight
recessive bits) completes the error frame. Upon
completion of the error frame, bus activity returns to
normal and the interrupted node attempts to resend the
aborted message.
2.4.2
PASSIVE ERRORS
If an error-passive node detects a bus error, the node
transmits an error-passive flag followed by the error
delimiter field. The error-passive flag consists of six
consecutive recessive bits. The error frame for an error-
passive node consists of 14 recessive bits. From this, it
follows that unless the bus error is detected by an error-
active node or the transmitting node, the message will
continue transmission because the error-passive flag
does not interfere with the bus.
If the transmitting node generates an error-passive flag,
it will cause other nodes to generate error frames due to
the resulting bit-stuffing violation. After transmission of
an error frame, an error-passive node must wait for six
consecutive recessive bits on the bus before attempting
to rejoin bus communications.
The error delimiter consists of eight recessive bits, and
allows the bus nodes to restart bus communications
cleanly after an error has occurred.
2.5
Overload Frame
An overload frame, shown in Figure 2-5, has the same
format as an active-error frame. An overload frame,
however, can only be generated during an interframe
space. In this way, an overload frame can be
differentiated from an error frame (an error frame is
sent during the transmission of a message). The
overload frame consists of two fields: an overload flag
followed by an overload delimiter. The overload flag
consists of six dominant bits followed by overload flags
generated by other nodes (and, as for an active error
flag, giving a maximum of twelve dominant bits). The
overload delimiter consists of eight recessive bits. An
overload frame can be generated by a node as a result
of two conditions:
1.
The node detects a dominant bit during the
interframe
space,
an
illegal
condition.
Exception: The dominant bit is detected during
the third bit of IFS. In this case, the receivers will
interpret this as a SOF.
2.
Due to internal conditions, the node is not yet
able to begin reception of the next message. A
node
may
generate
a
maximum
of
two
sequential overload frames to delay the start of
the next message.
2.6
Interframe Space
The interframe space separates a preceding frame (of
any type) from a subsequent data or remote frame.
The interframe space is composed of at least three
recessive bits called the Intermission. This allows
nodes time for internal processing before the start of
the next message frame. After the intermission, the
bus line remains in the recessive state (bus idle) until
the next transmission starts.
Note:
Error echo flags typically occur when a
localized disturbance causes one or more
(but not all) nodes to send an error flag.
The remaining nodes generate error flags
in response (echo) to the original error
flag.
Note:
Case 2 should never occur with the
MCP2515 due to very short internal
delays.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCP2551-E/SN | IC TRANSCEIVER CAN HI-SPD 8-SOIC |
| MCP4011T-503E/SN | IC DGTL POT 50K 1CH 8SOIC |
| MCP4019T-103E/LT | IC DGTL POT 10K 128TAPS SC70-5 |
| MCP4021T-502E/MC | IC DGTL POT 5K 1CH 8DFN |
| MCP40D18T-503AE/LT | IC POT 7BIT 50K I2C SC-70-6 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCP2515T-I/M | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:Stand-Alone CAN Controller with SPI Interface |
| MCP2515T-I/ML | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC CAN controller with SPI interface RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| MCP2515T-I/SO | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC W/ SPI Interface RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| MCP2515T-I/SO-CUT TAPE | 制造商:Microchip 功能描述:MCP2515 Series 5.5 V 1 Mb/s Stand Alone SPI Interface CAN Controller- SOIC-18 |
| MCP2515T-I/ST | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC W/ SPI Interface RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。