- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45312 > MCF54454VR266 (FREESCALE SEMICONDUCTOR INC) 32-BIT, 266 MHz, RISC PROCESSOR, PBGA360 PDF資料下載
參數(shù)資料
| 型號： | MCF54454VR266 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 266 MHz, RISC PROCESSOR, PBGA360 |
| 封裝： | 23 X 23 MM, ROHS COMPLIANT, TEPBGA-360 |
| 文件頁數(shù)： | 24/48頁 |
| 文件大?。?/td> | 945K |
| 代理商： | MCF54454VR266 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
MCF5445x ColdFire Microprocessor Data Sheet, Rev. 6
Electrical Characteristics
Freescale Semiconductor
30
Figure 15. ULPI Timing Diagram
5.11
SSI Timing Specifications
This section provides the AC timings for the SSI in master (clocks driven) and slave modes (clocks input). All timings are given
for non-inverted serial clock polarity (SSI_TCR[TSCKP] = 0, SSI_RCR[RSCKP] = 0) and a non-inverted frame sync
(SSI_TCR[TFSI] = 0, SSI_RCR[RFSI] = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timings
remain valid by inverting the clock signal (SSI_BCLK) and/or the frame sync (SSI_FS) shown in the figures below.
Table 16. SSI Timing — Master Modes1
1 All timings specified with a capactive load of 25pF.
Num
Description
Symbol
Min
Max
Units
Notes
S1
SSI_MCLK cycle time
tMCLK
2
× t
SYS
—ns
2
2 SSI_MCLK can be generated from SSI_CLKIN or a divided version of the internal system clock (f
sys).
S2
SSI_MCLK pulse width high / low
45%
55%
tMCLK
S3
SSI_BCLK cycle time
tBCLK
8
× t
SYS
—ns
3
3 SSI_BCLK can be derived from SSI_CLKIN or a divided version of the internal system clock (f
sys).
S4
SSI_BCLK pulse width
45%
55%
tBCLK
S5
SSI_BCLK to SSI_FS output valid
—
15
ns
S6
SSI_BCLK to SSI_FS output invalid
0
—
ns
S7
SSI_BCLK to SSI_TXD valid
—
15
ns
S8
SSI_BCLK to SSI_TXD invalid / high impedence
-2
—
ns
S9
SSI_RXD / SSI_FS input setup before SSI_BCLK
10
—
ns
S10
SSI_RXD / SSI_FS input hold after SSI_BCLK
0
—
ns
ULPI_DATA[7:0]
(Data Output)
ULPI_DATA[7:0]
(Data Input)
ULPI_DIR / ULPI_NXT
(Control Input)
ULPI_STP
(Control Output)
USB_CLKIN
U1
U2
U3
U4
U5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCF54451CVM180 | 32-BIT, 180 MHz, RISC PROCESSOR, PBGA256 |
| MCF54455VR266 | 32-BIT, 266 MHz, RISC PROCESSOR, PBGA360 |
| MCF54451VM240 | 32-BIT, 240 MHz, RISC PROCESSOR, PBGA256 |
| MCF54452CVR200 | 32-BIT, 200 MHz, RISC PROCESSOR, PBGA360 |
| MCF5471ZP200 | 32-BIT, 200 MHz, RISC PROCESSOR, PBGA388 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCF54455 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ColdFire㈢ Microprocessor |
| MCF54455_08 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ColdFire㈢ Microprocessor |
| MCF54455_0812 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MCF5445x ColdFire?? Microprocessor Data Sheet |
| MCF54455_09 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MCF5445x ColdFire?? Microprocessor Data Sheet |
| MCF54455ACVR200 | 制造商:Freescale Semiconductor 功能描述:MCF5445X RISC 32-BIT 200MHZ 1.8V/2.5V/3.3V 360-PIN TEBGA TRA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。