MCF532x ColdFire Microprocessor Data Sheet, Rev. 5 Electrical Characteristics Fr" />
參數(shù)資料
型號(hào)： MCF5329CVM240
廠商： Freescale Semiconductor
文件頁(yè)數(shù)： 17/50頁(yè)
文件大?。?/td> 0K
描述： IC MCU 32BIT 240MHZ 256-MAPBGA
標(biāo)準(zhǔn)包裝： 90
系列： MCF532x
核心處理器： Coldfire V3
芯體尺寸： 32-位
速度： 240MHz
連通性： CAN，EBI/EMI，以太網(wǎng)，I²C，SPI，SSI，UART/USART，USB，USB OTG
外圍設(shè)備： DMA，LCD，PWM，WDT
輸入/輸出數(shù)： 94
程序存儲(chǔ)器類(lèi)型： ROMless
RAM 容量： 32K x 8
電壓 - 電源 (Vcc/Vdd)： 1.4 V ~ 3.6 V
振蕩器型： 外部
工作溫度： -40°C ~ 85°C
封裝/外殼： 256-LBGA
包裝： 托盤(pán)
MCF532x ColdFire Microprocessor Data Sheet, Rev. 5
Electrical Characteristics
Freescale Semiconductor
24
Figure 9. SDR Write Timing
SD9
SD_DQS[3:2] input hold relative to SD_CLK7
tDQISDCH Does not apply. 0.5×SD_CLK fixed width.
SD10
Data (D[31:0]) Input Setup relative to SD_CLK (reference
only)8
tDVSDCH
0.25
×
SD_CLK
—ns
SD11
Data Input Hold relative to SD_CLK (reference only)
tDISDCH
1.0
—
ns
SD12
Data (D[31:0]) and Data Mask(SD_DQM[3:0]) Output Valid
tSDCHDMV
—
0.75
× SD_CLK
+ 0.5
ns
SD13
Data (D[31:0]) and Data Mask (SD_DQM[3:0]) Output Hold
tSDCHDMI
1.5
—
ns
1 The FlexBus and SDRAM clock operates at the same frequency of the internal bus clock. See the PLL chapter of the MCF5329
Reference Manual for more information on setting the SDRAM clock rate.
2 SD_CLK is one SDRAM clock in (ns).
3 Pulse width high plus pulse width low cannot exceed min and max clock period.
4 Pulse width high plus pulse width low cannot exceed min and max clock period.
5 SD_DQS is designed to pulse 0.25 clock before the rising edge of the memory clock. This is a guideline only. Subtle variation
from this guideline is expected. SD_DQS only pulses during a read cycle and one pulse occurs for each data beat.
6 SDR_DQS is designed to pulse 0.25 clock before the rising edge of the memory clock. This spec is a guideline only. Subtle
variation from this guideline is expected. SDR_DQS only pulses during a read cycle and one pulse occurs for each data beat.
7 The SDR_DQS pulse is designed to be 0.5 clock in width. The timing of the rising edge is most important. The falling edge
does not affect the memory controller.
8 Because a read cycle in SDR mode uses the DQS circuit within the device, it is most critical that the data valid window be
centered 1/4 clk after the rising edge of DQS. Ensuring that this happens results in successful SDR reads. The input setup
spec is provided as guidance.
Table 10. SDR Timing Specifications (continued)
Symbol
Characteristic
Symbol
Min
Max
Unit
SD_CLK
SDDM
D[31:0]
A[23:0]
SD_BA[1:0]
CMD
ROW
SD1
SD4
COL
SD5
WD1
WD2
WD3
WD4
SD12
SD11
SD_CSn
SD_RAS
SD_WE
SD_CAS
SD2
SD3
相關(guān)PDF資料
PDF描述
MCF5372LCVM240 IC MPU RISC 240MHZ 196-MAPBGA
MCF5407CAI220 IC MPU 32B 220MHZ COLDF 208-FQFP
MCF54418CMJ250 IC MCU 32BIT 256MAPBGA
MCF5475ZP266 IC MPU 32BIT COLDF 388-PBGA
MCF5482CZP166 IC MPU 32BIT COLDF 388-PBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCF5329CVM240J 功能描述:32位微控制器 - MCU V3CORE RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:90 MHz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT
MCF5329DS 制造商:ANALOGICTECH 制造商全稱(chēng):Advanced Analogic Technologies 功能描述:MCF5329 ColdFire Microprocessor Data Sheet
MCF5372 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:ColdFire㈢ Microprocessor
MCF53721 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:ColdFire㈢ Microprocessor
MCF53721CVM240 功能描述:微處理器 - MPU MCF5329 DRAGONFIRE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類(lèi)型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*