參數(shù)資料
型號: MCF5253VM140
廠商: 飛思卡爾半導(dǎo)體(中國)有限公司
英文描述: ColdFire㈢ Microprocessor Data Sheet
中文描述: ㈢的ColdFire微處理器的數(shù)據(jù)資料
文件頁數(shù): 16/32頁
文件大?。?/td> 234K
代理商: MCF5253VM140
Electrical Specifications
MCF5253 ColdFire Processor Data Sheet: Technical Data, Rev. 2
16
Freescale Semiconductor
4.3
Serial Audio Interface Timing
The Serial Audio Interface fully complies with the Industry standard Philips IIS (InterIC Serial Audio Bus)
timings.
4.4
DDATA/PST/PSTCLK Debug Interface
Table 13
provides the timing parameters.
4.5
BDM and JTAG Timing
Table 14
provides the BDM timing parameters.
Figure 4
provides the JTAG timing diagram and
Table 15
provides the JTAG timing parameters.
Table 12. SPDIF Propagation Skew and Transition Parameters
Characteristic
Pin Load
Prop Delay
Maximum
Skew
1
Maximum
1
Skew value does not include the skew introduced by different rise and fall times.
2
Transition times between 10% Vdd and 90% Vdd.
Transition
2
Rise
Maximum
Transition Fall
Maximum
Units
EBUIN1, EBUIN2, EBUIN3, EBUIN4:
asynchronous inputs, no specs apply
0.7
ns
EBUOUT1, EBUOUT2 output
40 pF
1.5
24.2
31.3
ns
EBUOUT1, EBUOUT2 output
20 pF
1.5
13.6
18.0
ns
Table 13. DDATA/PST/PSTCLK Debug Interface Timing Parameters
Characteristic
Pin Load
Min
Max
Units
PSTCLK clock rise edge to DDATA/PSTDATA
1
invalid
1
Note that output data may go invalid
before
rising edge of the clock. To clock data in reliably, you need to sample data, for
example, 2 ns before rising edge of clock.
2
Timing figure given takes 50% margin for noise and uncertainty on pin capacitance. Simulated clock-to-data, not taking noise
effects into account is 2.7 ns.
15 pF
–1.0
ns
PSTCLK clock rise edge to DDATA/PSTDATA
2
valid
15 pF
4.0
ns
Table 14. BDM Interface Timing Parameters
Characteristic
Min
Max
Units
Clock period for DSCLK clock
5T
1
1
T denotes the CPU clock period. E.g. if the CPU is running at 100 MHz, T = 10 ns
ns
Set-up time DSI, BKPT, to DSCLK rising edge
4.0
ns
Hold time DSI, BKPT to DSCLK rising edge
T+ 4.0
ns
Propagation delay DSCLK rising edge to TDO/DSO change
3T
4T + 32
ns
相關(guān)PDF資料
PDF描述
MMA1250EGR2 Low G Micromachined Accelerometer
MMA1260EGR2 Low G Micromachined Accelerometer
MMA1270EGR2 Low G Micromachined Accelerometer
MMA6270QT 【1.5 g - 6 g Dual Axis Low-g Micromachined Accelerometer
MMA6270QT_07 【1.5 g - 6 g Dual Axis Low-g Micromachined Accelerometer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCF5253VM140J 功能描述:32位微控制器 - MCU CONSUMER IND. RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT
MCF5270 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:32-bit Embedded Controller Division
MCF5270AB100 功能描述:微處理器 - MPU MCF5232 V2CORE 64KSRAM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MCF5270CAB100 功能描述:32位微控制器 - MCU MCF5270 V2CORE 64K SRAM RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT
MCF5270CVM150 功能描述:微處理器 - MPU MCF5235 V2CORE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324