
Device Overview MC9S12P-Family
S12P-Family Reference Manual, Rev. 1.12
44
Freescale Semiconductor
1.9.2
Low Power Operation
The MC9S12P has two static low-power modes Pseudo Stop and Stop Mode. For a detailed description
refer to S12CPMU section.
1.10
Security
The MCU security mechanism prevents unauthorized access to the Flash memory. Refer to Section 5.4.1 1.11
Resets and Interrupts
Consult the S12 CPU manual and the S12SINT section for information on exception processing.
1.11.1
Resets
Table 1-11. lists all Reset sources and the vector locations. Resets are explained in detail in the Section Table 1-11. Reset Sources and Vector Locations
1.11.2
Interrupt Vectors
Table 1-12 lists all interrupt sources and vectors in the default order of priority. The interrupt module (see
to relocate the vectors.
Vector Address
Reset Source
CCR
Mask
Local Enable
$FFFE
Power-On Reset (POR)
None
$FFFE
Low Voltage Reset (LVR)
None
$FFFE
External pin RESET
None
$FFFE
Illegal Address Reset
None
$FFFC
Clock monitor reset
None
OSCE Bit in CPMUOSC register
$FFFA
COP watchdog reset
None
CR[2:0] in CPMUCOP register
Table 1-12. Interrupt Vector Locations (Sheet 1 of 3)
Vector Address(1)
Interrupt Source
CCR
Mask
Local Enable
Wake up
from STOP
Wakeup
from WAIT
Vector base + $F8
Unimplemented instruction trap
None
-
Vector base+ $F6
SWI
None
-
Vector base+ $F4
XIRQ
X Bit
None
Yes
Vector base+ $F2
IRQ
I bit
IRQCR (IRQEN)
Yes