
Chapter 4 Port Integration Module (PIM9HZ256V2)
MC9S12HZ256 Data Sheet, Rev. 2.04
132
Freescale Semiconductor
4.3.2.4
Port L Reduced Drive Register (RDRL)
Read: Anytime. Write: Anytime.
This register configures the drive strength of configured output pins as either full or reduced. If a pin is
configured as input, the corresponding Reduced Drive Register bit has no effect.
4.3.2.5
Port L Pull Device Enable Register (PERL)
Read:Anytime. Write:Anytime.
This register configures whether a pull-up or a pull-down device is activated on configured input pins. If
a pin is configured as output, the corresponding Pull Device Enable Register bit has no effect.
7
6
5
4
3
2
1
0
R
RDRL7
RDRL6
RDRL5
RDRL4
RDRL3
RDRL2
RDRL1
RDRL0
W
Reset
0
0
0
0
0
0
0
0
Figure 4-13. Port L Reduced Drive Register (RDRL)
Table 4-10. RDRL Field Descriptions
Field
Description
7:0
RDRL[7:0]
Reduced Drive Port L
0 Full drive strength at output.
1 Associated pin drives at about 1/3 of the full drive strength.
7
6
5
4
3
2
1
0
R
PERL7
PERL6
PERL5
PERL4
PERL3
PERL2
PERL1
PERL0
W
Reset
1
1
1
1
1
1
1
1
Figure 4-14. Port L Pull Device Enable Register (PERL)
Table 4-11. PERL Field Descriptions
Field
Description
7:0
PERL[7:0]
Pull Device Enable Port L
0 Pull-up or pull-down device is disabled.
1 Pull-up or pull-down device is enabled.