參數(shù)資料
型號(hào)： MC9328MXLCVP15
廠商： 飛思卡爾半導(dǎo)體(中國(guó))有限公司
元件分類： 微處理器
英文描述： i.MX Integrated Portable System Processor
中文描述： i.MX處理器集成的便攜式系統(tǒng)
文件頁(yè)數(shù)： 2/96頁(yè)
文件大?。?/td> 1495K
代理商： MC9328MXLCVP15
MC9328MX1 Advance Information, Rev. 4
2
Freescale Semiconductor
Introduction
Figure 1. MC9328MX1 Functional Block Diagram
1.1 Conventions
This document uses the following conventions:
OVERBAR is used to indicate a signal that is active when pulled low: for example, RESET.
Logic level one
is a voltage that corresponds to Boolean true (1) state.
Logic level zero
is a voltage that corresponds to Boolean false (0) state.
To
set
a bit or bits means to establish logic level one.
To
clear
a bit or bits means to establish logic level zero.
A
signal
is an electronic construct whose state conveys or changes in state convey information.
A
pin
is an external physical connection. The same pin can be used to connect a number of signals.
Asserted
means that a discrete signal is in active logic state.
—
Active low
signals change from logic level one to logic level zero.
—
Active high
signals change from logic level zero to logic level one.
Negated
means that an asserted discrete signal changes logic state.
—
Active low
signals change from logic level zero to logic level one.
—
Active high
signals change from logic level one to logic level zero.
LSB means
least significant bit
or
bits
, and MSB means
most significant bit
or
bits
. References to low and
high bytes or words are spelled out.
Numbers preceded by a percent sign (%) are binary. Numbers preceded by a dollar sign ($) or
0x
are
hexadecimal.
Watchdog
GPIO
LCD Controller
JTAG/ICE
CGM
(DPLLx2)
Timer 1 & 2
PWM
Standard
System I/O
Bootstrap
Connectivity
System Control
I2C
MMC/SD
SPI 1 and
SPI 2
UART 1
UART 2 & 3
USB Device
SmartCard I/F
Bluetooth
Accelerator
Memory Stick
Host Controller
SSI/I2S 1 & 2
Analog Signal
Processor
Human Interface
Video Port
Multimedia
Accelerator
Multimedia
Power
Control
RTC
Bus
Control
DMAC
(11 Chnl)
Interrupt
Controller
VMMU
CPU Complex
I Cache
AIPI 1
AIPI 2
D Cache
eSRAM
(128K)
EIM &
SDRAMC
ARM9TDMI
MC9328MX1
相關(guān)PDF資料
PDF描述
MC9S12DP256CVPV device made up of standard HCS12 blocks and the HCS12 processor core
MDF7-26D-2.54DSA 2.54mm Pitch Bottom Entry Type Connector
MDF7-46D-2.54DSA 2.54mm Pitch Bottom Entry Type Connector
MDF7-16DP-2.54DSA 2.54mm Pitch Bottom Entry Type Connector
MDF7-26DP-2.54DSA 2.54mm Pitch Bottom Entry Type Connector
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC9328MXLCVP15 制造商:Freescale Semiconductor 功能描述:Microprocessor
MC9328MXLCVP15R2 功能描述:處理器 - 專門應(yīng)用 DRAGONBALL MXL 225 PB-FR RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MC9328MXLDVF20 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:i.MX Integrated Portable System Processor
MC9328MXLDVH20 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:i.MX Integrated Portable System Processor
MC9328MXLDVM15 功能描述:處理器 - 專門應(yīng)用 DRAGONBALL CORSICA PB-FR RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*