參數(shù)資料
型號(hào)： MC9328MX21DVM
廠商： Motorola, Inc.
英文描述： i.MX family of microprocessors
中文描述： i.MX系列微處理器
文件頁(yè)數(shù)： 74/96頁(yè)
文件大?。?/td> 1495K
代理商： MC9328MX21DVM
MC9328MX1 Advance Information, Rev. 4
74
Freescale Semiconductor
Specifications
3.18 SDRAM Memory Controller
A write to an address within the memory region initiates the program sequence. The first command issued to the
SyncFlash is Load Command Register. A [7:0] determine which operation the command performs. For this write
setup operation, an address of 0x40 is hardware generated. The bank and other address lines are driven with the
address to be programmed. The next command is Active which registers the row address and confirms the bank
address. The third command supplies the column address, re-confirms the bank address, and supplies the data to be
written. SyncFlash does not support burst writes, therefore a Burst Terminate command is not required.
A read to the memory region initiates the status read sequence. The first command issued to the SyncFlash is the
Load Command Register with A [7:0] set to 0x70 which corresponds to the Read Status Register operation. The
bank and other address lines are driven to the selected address. The second command is Active which sets up the
status register read. The bank and row addresses are driven during this command. The third command of the triplet
is Read. Bank and column addresses are driven on the address bus during this command. Data is returned from
memory on the low order 8 data bits following the CAS latency.
3a
Clock fall time
1
–
5
–
5/10
ns
3b
Clock rise time
1
–
6.67
–
5/10
ns
4a
Output delay time
1
5.7
–
5
–
ns
4b
Output setup time
1
5.7
–
5
–
ns
1.
C
L
of PWMO = 30 pF
Table 33. PWM Output Timing Parameter Table (Continued)
Ref
No.
Parameter
1.8V +/- 0.10V
3.0V +/- 0.30V
Unit
Minimum
Maximum
Minimum
Maximum
相關(guān)PDF資料
PDF描述
MC9328MX21VG i.MX family of microprocessors
MC9328MX21VH i.MX family of microprocessors
MC9328MX21VK i.MX family of microprocessors
MC9328MX21VM i.MX family of microprocessors
MC33886DH 5.0 A H BRIDGE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC9328MX21DVMR2 功能描述:處理器 - 專(zhuān)門(mén)應(yīng)用 DB I.MX21 17X17 PB-FR RoHS:否 制造商:Freescale Semiconductor 類(lèi)型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MC9328MX21S 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:i.MX family of microprocessors 266 MHz
MC9328MX21S_08 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:i.MX family of microprocessors 266 MHz
MC9328MX21SCVK 功能描述:處理器 - 專(zhuān)門(mén)應(yīng)用 DB I.MX21S RoHS:否 制造商:Freescale Semiconductor 類(lèi)型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MC9328MX21SCVKR2 功能描述:處理器 - 專(zhuān)門(mén)應(yīng)用 DB I.MX21S RoHS:否 制造商:Freescale Semiconductor 類(lèi)型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*