參數(shù)資料
型號(hào): MC74ACT08NG
廠商: ON SEMICONDUCTOR
元件分類: 通用總線功能
英文描述: QUAD 2-INPUT AND GATE
中文描述: ACT SERIES, QUAD 2-INPUT AND GATE, PDIP14
封裝: LEAD FREE, PLASTIC, DIP-14
文件頁(yè)數(shù): 7/8頁(yè)
文件大?。?/td> 100K
代理商: MC74ACT08NG
MC74AC08, MC74ACT08
http://onsemi.com
7
PACKAGE DIMENSIONS
DIM
A
B
C
D
F
G
H
J
J1
K
K1
L
M
MIN
4.90
4.30
0.05
0.50
0.65 BSC
0.50
0.09
0.09
0.19
0.19
6.40 BSC
0
MAX
5.10
4.50
1.20
0.15
0.75
MIN
0.193
0.169
0.002
0.020
0.026 BSC
0.020
0.004
0.004
0.007
0.007
0.252 BSC
0
MAX
0.200
0.177
0.047
0.006
0.030
INCHES
MILLIMETERS
0.60
0.20
0.16
0.30
0.25
0.024
0.008
0.006
0.012
0.010
8
8
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH,
PROTRUSIONS OR GATE BURRS. MOLD FLASH
OR GATE BURRS SHALL NOT EXCEED 0.15
(0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD
FLASH OR PROTRUSION. INTERLEAD FLASH OR
PROTRUSION SHALL NOT EXCEED
0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN
EXCESS OF THE K DIMENSION AT MAXIMUM
MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR
REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED
AT DATUM PLANE W.
S
U
0.15 (0.006) T
2X
L/2
S
U
M
0.10 (0.004)
V
S
T
L
U
SEATING
PLANE
0.10 (0.004)
T
DETAIL E
J J1
K
éé
éé
éé
DETAIL E
F
M
W
0.25 (0.010)
8
14
7
1
PIN 1
H
G
A
D
C
B
S
U
0.15 (0.006) T
V
14X REF
N
N
TSSOP14
DT SUFFIX
CASE 948G01
ISSUE O
H
E
A
1
DIM
A
MIN
0.05
0.35
0.18
9.90
5.10
1.27 BSC
7.40
0.50
1.10
0
0.70
MAX
2.05
0.20
0.50
0.27
10.50
5.45
MIN
0.002
0.014
0.007
0.390
0.201
0.050 BSC
0.291
0.020
0.043
0
MAX
0.081
0.008
0.020
0.011
0.413
0.215
INCHES
MILLIMETERS
8.20
0.85
1.50
10
0.323
0.033
0.059
10
0.90
1.42
0.028
0.035
0.056
A
1
b
c
D
E
e
H
E
0.50
Q
1
Z
L
E
M
L
E
Q
1
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD
FLASH OR PROTRUSIONS AND ARE MEASURED
AT THE PARTING LINE. MOLD FLASH OR
PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006)
PER SIDE.
4. TERMINAL NUMBERS ARE SHOWN FOR
REFERENCE ONLY.
5. THE LEAD WIDTH DIMENSION (b) DOES NOT
INCLUDE DAMBAR PROTRUSION. ALLOWABLE
DAMBAR PROTRUSION SHALL BE 0.08 (0.003)
TOTAL IN EXCESS OF THE LEAD WIDTH
DIMENSION AT MAXIMUM MATERIAL CONDITION.
DAMBAR CANNOT BE LOCATED ON THE LOWER
RADIUS OR THE FOOT. MINIMUM SPACE
BETWEEN PROTRUSIONS AND ADJACENT LEAD
TO BE 0.46 ( 0.018).
0.13 (0.005)
M
0.10 (0.004)
D
Z
E
1
14
8
7
e
A
b
VIEW P
c
L
DETAIL P
M
SOEIAJ14
M SUFFIX
CASE 96501
ISSUE O
相關(guān)PDF資料
PDF描述
MC74AC109DR2 Dual JK Positive Edge−Triggered Flip−Flop
MC74AC109DT Dual JK Positive Edge−Triggered Flip−Flop
MC74AC109DTR2 Dual JK Positive Edge−Triggered Flip−Flop
MC74AC109M Dual JK Positive Edge−Triggered Flip−Flop
MC74AC109MEL Dual JK Positive Edge−Triggered Flip−Flop
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC74ACT10 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:TRIPLE 3-INPUT NAND GATE
MC74ACT109 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP
MC74ACT109D 制造商:ON Semiconductor 功能描述:Flip Flop JK# -Type Pos-Edge 2-Element 16-Pin SOIC Rail 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC74ACT109DR2 制造商:ON Semiconductor 功能描述:Flip Flop JK# -Type Pos-Edge 2-Element 16-Pin SOIC T/R 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC74ACT109DT 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Dual JK Positive Edge−Triggered Flip−Flop