- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371058 > MC74AC377N (ON SEMICONDUCTOR) Octal D Flip-Flop with Clock Enable PDF資料下載
參數(shù)資料
| 型號： | MC74AC377N |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 通用總線功能 |
| 英文描述： | Octal D Flip-Flop with Clock Enable |
| 中文描述： | AC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDIP20 |
| 封裝： | PLASTIC, DIP-20 |
| 文件頁數(shù)： | 1/6頁 |
| 文件大?。?/td> | 199K |
| 代理商： | MC74AC377N |
5-1
FACT DATA
The MC74AC377/74ACT377 has eight edge-triggered, D-type flip-flops with
individual D inputs and Q outputs. The common buffered Clock (CP) input loads
all flip-flops simultaneously, when the Clock Enable (CE) is LOW.
The register is fully edge-triggered. The state of each D input, one setup time
before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-
flop’s Q output. The CE input must be stable only one setup time prior to the
LOW-to-HIGH clock transition for predictable operation.
Ideal for Addressable Register Applications
Clock Enable for Address and Data Synchronization Applications
Eight Edge-Triggered D Flip-Flops
Buffered Common Clock
Outputs Source/Sink 24 mA
See MC74AC273 for Master Reset Version
See MC74AC373 for Transparent Latch Version
See MC74AC374 for 3-State Version
′
ACT377 Has TTL Compatible Inputs
19
20
18
17
16
15
14
2
1
3
4
5
6
7
VCC
13
8
12
9
11
10
O7
D7
D6
O6
O5
D5
D4
O4
CP
CE
O0
D0
D1
O1
O2
D2
D3
O3
GND
PIN NAMES
D0–D7
CE
Q0–Q7
CP
Data Inputs
Clock Enable (Active LOW)
Data Outputs
Clock Pulse Input
MODE SELECT-FUNCTION TABLE
Operating Mode
Inputs
Outputs
CP
CE
Dn
H
Qn
H
Load
′
1
′
Load
′
0
′
L
L
L
L
Hold (Do Nothing)
H
H
X
X
No Change
No Change
X
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
= LOW-to-HIGH Clock Transition
OCTAL D
FLIP-FLOP WITH
CLOCK ENABLE
N SUFFIX
CASE 738-03
PLASTIC
DW SUFFIX
CASE 751D-04
PLASTIC
LOGIC SYMBOL
O0O1O2O3O4O5O6O7
D0D1D2D3D4D5D6D7
CP
CE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC74AC377 | OCTAL D FLIP-FLOP WITH CLOCK ENABLE |
| MC74ACT377 | OCTAL D FLIP-FLOP WITH CLOCK ENABLE |
| MC74ACT377DTR2 | Octal D Flip-Flop with Clock Enable |
| MC74ACT377DW | Octal D Flip-Flop with Clock Enable |
| MC74ACT377DWR2 | Octal D Flip-Flop with Clock Enable |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC74AC377NG | 功能描述:觸發(fā)器 2-6V CMOS Octal D-Type Clock Enable RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| MC74AC378 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:PARALLEL D REGISTER WITH ENABLE |
| MC74AC378D | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC74AC378N | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC74AC379 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad Parallel Register with Enable |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。