參數(shù)資料
型號: MC68HC11D3VFN1
廠商: 飛思卡爾半導(dǎo)體(中國)有限公司
英文描述: ROM-based high-performance microcontrollers
中文描述: 基于ROM的高性能微控制器
文件頁數(shù): 51/124頁
文件大?。?/td> 840K
代理商: MC68HC11D3VFN1
RESETS AND INTERRUPTS
TECHNICAL DATA
5-7
The maskable interrupt sources have the following priority arrangement:
1. IRQ
2. Real-time interrupt
3. Timer input capture 1
4. Timer input capture 2
5. Timer input capture 3
6. Timer output compare 1
7. Timer output compare 2
8. Timer output compare 3
9. Timer output compare 4
10. Timer input capture 4/output compare 5
11. Timer overflow
12. Pulse accumulator overflow
13. Pulse accumulator input edge
14. SPI transfer complete
15. SCI system
Any one of these interrupts can be assigned the highest maskable interrupt priority by
writing the appropriate value to the PSEL bits in the HPRIO register. Otherwise, the
priority arrangement remains the same. An interrupt that is assigned highest priority is
still subject to global masking by the I bit in the CCR, or by any associated local bits.
Interrupt vectors are not affected by priority assignment. To avoid race conditions,
HPRIO can be written only while I-bit interrupts are inhibited.
5.3.1 Highest Priority Interrupt and Miscellaneous Register
The values of the RBOOT, SMOD, IRVNE, and MDA reset bits depend on the mode
during initialization. Refer to
Table 5-3
.
RBOOT — Read Bootstrap ROM
Has meaning only when the SMOD bit is a one (special bootstrap mode or special test
mode). At all other times this bit is clear and cannot be written. Refer to
SECTION 4
OPERATING MODES AND ON-CHIP MEMORY
for more information.
SMOD — Special Mode Select
This bit reflects the inverse of the MODB input pin at the rising edge of reset. Refer to
SECTION 4 OPERATING MODES AND ON-CHIP MEMORY
for more information.
MDA — Mode Select A
The mode select A bit reflects the status of the MODA input pin at the rising edge of
reset. Refer to
SECTION 4 OPERATING MODES AND ON-CHIP MEMORY
for more
information.
IRVNE — Internal Read Visibility Enable/Not E
HPRIO
— Highest Priority I-Bit Interrupt and Miscellaneous
$003C
Bit 7
RBOOT
6
5
4
3
2
1
Bit 0
PSEL0
1
SMOD
MDA
IRVNE
PSEL3
0
PSEL2
1
PSEL1
0
RESET:
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料
PDF描述
MC68HC11D3VFN3 ROM-based high-performance microcontrollers
MC68HC11D3VFN4 ROM-based high-performance microcontrollers
MC68HC11D3VFU ROM-based high-performance microcontrollers
MC68HC11D3VFU1 ROM-based high-performance microcontrollers
MC68HC11D3VFU3 ROM-based high-performance microcontrollers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC11D3VFN3 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers
MC68HC11D3VFN4 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers
MC68HC11D3VFU 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers
MC68HC11D3VFU1 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers
MC68HC11D3VFU3 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers