
MOTOROLA
C-4
MC68HC05B6
Rev. 4
MC68HC705B5
14
(1) This bit reects the state of the EPP bit in the options register ($1EFE) at reset.
(2) This bit is set each time the device is powered-on.
(3) The state of the WDOG bit after reset depends on the mask option selected; ‘1’ = watchdog enabled and ‘0’ = watchdog disabled.
(4) Because this register is implemented in EPROM, reset has no effect on the state of the individual bits.
Table C-1 Register outline
Register name
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State on
reset
Port A data (PORTA)
$0000
Undened
Port B data (PORTB)
$0001
Undened
Port C data (PORTC)
$0002
PC2/
ECLK
Undened
Port D data (PORTD)
$0003
PD7
PD6
PD5
PD4
PD3
PD2
PD1
PD0
Undened
Port A data direction (DDRA)
$0004
0000 0000
Port B data direction (DDRB)
$0005
0000 0000
Port C data direction (DDRC)
$0006
0000 0000
EPROM/ECLK control
$0007
EPPT (1) ELAT EPGM ECLK
u?00 0uuu
A/D data (ADDATA)
$0008
0000 0000
A/D status/control (ADSTAT)
$0009
COCO ADRC ADON
0
CH3
CH2
CH1
CH0
0000 0000
Pulse length modulation A (PLMA)
$000A
0000 0000
Pulse length modulation B (PLMB)
$000B
0000 0000
Miscellaneous
$000C POR (2) INTP
INTN
INTE
SFA
SFB
SM
WDOG (3) ?001 000?
SCI baud rate (BAUD)
$000D
SPC1 SPC0
SCT1
SCT0
SCT0 SCR2 SCR1 SCR0 00uu uuuu
SCI control 1 (SCCR1)
$000E
R8
T8
M
WAKE CPOL CPHA LBCL
uuuu
SCI control 2 (SCCR2)
$000F
TIE
TCIE
RIE
ILIE
TE
RE
RWU
SBK
0000 0000
SCI status (SCSR)
$0010
TDRE
TC
RDRF
IDLE
OR
NF
FE
1100 000u
SCI data (SCDR)
$0011
0000 0000
Timer control (TCR)
$0012
ICIE
OCIE
TOIE FOLV2 FOLV1 OLV2 IEDG1 OLVL1 0000 00u0
Timer status (TSR)
$0013
ICF1
OCF1
TOF
ICF2
OCF2
uuuu
Input capture high 1
$0014
Undened
Input capture low 1
$0015
Undened
Output compare high 1
$0016
Undened
Output compare low 1
$0017
Undened
Timer counter high
$0018
1111 1111
Timer counter low
$0019
1111 1100
Alternate counter high
$001A
1111 1111
Alternate counter low
$001B
1111 1100
Input capture high 2
$001C
Undened
Input capture low 2
$001D
Undened
Output compare high 2
$001E
Undened
Output compare low 2
$001F
Undened
Options (OPTR) (4)
$1EFE
EPP
0
RTIM RWAT WWAT PBPD PCPD Not affected
TPG
164
05B6Book Page 4 Tuesday, April 6, 1999 8:24 am