參數(shù)資料
型號(hào): MC68331VEH16
廠商: Freescale Semiconductor
文件頁(yè)數(shù): 18/84頁(yè)
文件大?。?/td> 0K
描述: IC MCU 32BIT 16MHZ 132-PQFP
標(biāo)準(zhǔn)包裝: 36
系列: M683xx
核心處理器: CPU32
芯體尺寸: 32-位
速度: 16MHz
連通性: EBI/EMI,SCI,SPI,UART/USART
外圍設(shè)備: POR,PWM,WDT
輸入/輸出數(shù): 18
程序存儲(chǔ)器類型: ROMless
電壓 - 電源 (Vcc/Vdd): 4.5 V ~ 5.5 V
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 105°C
封裝/外殼: 132-BQFP 緩沖式
包裝: 托盤(pán)
MC68331TS/D
25
Port width is the maximum number of bits accepted or provided during a bus transfer. External devices
must follow the handshake protocol described below. Control signals indicate the beginning of the cycle,
the address space, the size of the transfer, and the type of cycle. The selected device controls the length
of the cycle. Strobe signals, one for the address bus and another for the data bus, indicate the validity
of an address and provide timing information for data. The EBI operates in an asynchronous mode for
any port width.
To add flexibility and minimize the necessity for external logic, MCU chip-select logic can be synchro-
nized with EBI transfers. Chip-select logic can also provide internally-generated bus control signals for
these accesses. Refer to 3.5 Chip Selects for more information.
3.4.1 Bus Control Signals
The CPU initiates a bus cycle by driving the address, size, function code, and read/write outputs. At the
beginning of the cycle, size signals SIZ0 and SIZ1 are driven along with the function code signals. The
size signals indicate the number of bytes remaining to be transferred during an operand cycle. They are
valid while the address strobe (AS) is asserted. The following table shows SIZ0 and SIZ1 encoding. The
read/write (R/W) signal determines the direction of the transfer during a bus cycle. This signal changes
state, when required, at the beginning of a bus cycle, and is valid while AS is asserted. R/W only chang-
es state when a write cycle is preceded by a read cycle or vice versa. The signal can remain low for two
consecutive write cycles.
3.4.2 Function Codes
The CPU32 automatically generates function code signals FC[2:0]. The function codes can be consid-
ered address extensions that automatically select one of eight address spaces to which an address ap-
plies. These spaces are designated as either user or supervisor, and program or data spaces. Address
space 7 is designated CPU space. CPU space is used for control information not normally associated
with read or write bus cycles. Function codes are valid while AS is asserted.
3.4.3 Address Bus
Address bus signals ADDR[23:0] define the address of the most significant byte to be transferred during
a bus cycle. The MCU places the address on the bus at the beginning of a bus cycle. The address is
valid while AS is asserted.
Table 8 Size Signal Encoding
SIZ1
SIZ0
Transfer Size
0
1
Byte
1
0
Word
1
Three Byte
0
Long Word
Table 9 CPU32 Address Space Encoding
FC2
FC1
FC0
Address Space
0
Reserved
0
1
User Data Space
0
1
0
User Program Space
0
1
Reserved
1
0
Reserved
1
0
1
Supervisor Data Space
1
0
Supervisor Program Space
1
CPU Space
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
VJ2225Y223JBGAT4X CAP CER 0.022UF 1KV 5% X7R 2225
MC68331MEH16 IC MCU 32BIT 16MHZ 132-PQFP
MC11E1CPBE2 IC MCU 8BIT 2MHZ 52-LQFP
VE-B5D-IY-F2 CONVERTER MOD DC/DC 85V 50W
VE-B5D-CU-B1 CONVERTER MOD DC/DC 85V 200W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68331VFC16 制造商:Rochester Electronics LLC 功能描述:32BIT MCU,GPT,SIM,QSM - Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
MC68331VFC20 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:User’s Manual
MC68331VFV16 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:User’s Manual
MC68331VFV20 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:User’s Manual
MC68331VPV16 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:User’s Manual