- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45216 > MC68302FC16CR2 (MOTOROLA INC) 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68302FC16CR2 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132 |
| 封裝： | 0.950 X 0.950 INCH, 0.025 INCH PITCH, PLASTIC, QFP-132 |
| 文件頁(yè)數(shù)： | 87/128頁(yè) |
| 文件大小： | 641K |
| 代理商： | MC68302FC16CR2 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)當(dāng)前第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
ETHERNET Controller
4-22
MC68EN302 REFERENCE MANUAL
MOTOROLA
Receive Frame Status
— Generates the M, LG, NO, SH, CR, OV and CL status fields which are written into
the end of frame receive buffer descriptor to provide status on the reception of the
frame. The definition of these fields is based on the Layer Management section of
the 802.3 standard.
The serial interface consists of TCLK, TENA, TX, RCLK, RENA, RX and CLSN. The polarity
of the TENA, TX, RENA, RX and CLSN signals is positive (1 or asserted = Voh or Vih). Zero
or more RCLK cycles are required following the deassertion of RENA at the end of a receive
frame. Logic in this module will detect end of receive frame condition and switch in TCLK if
necessary to complete flushing the frame through the receive data path and into the receive
FIFO.
4.5.3 ETHERNET LOOPBACK
The transmit to receive loopback function is selected by the LOOP bit in the ECNFIG
register. While in the internal loopback mode, TENA will not assert. Any assertion of RENA
and CLSN will be ignored.
4.6 ETHERNET AR (ADDRESS RECOGNITION)
The MC68EN302 supports 64-entry internal address recognition with 48 bit address
matching for receive address filtering. Address Recognition memory is written as a normal
memory cycle. Note that unused entries in the AR memory map do not return DTACK if
accessed.
There are two modes for address recognition: perfect entries, and hash mode. The mode
selected determines the way in which memory is partitioned. When perfect-entry mode is
selected, the entire memory is devoted to storing addresses for 64 perfect matches. When
hash mode is selected, 8 bytes are used to store a logical address filter, and 372 bytes are
used to store addresses for 62 perfect matches.
In hash mode, a logical address filter mask is used which requires the processor to perform
final filtering. As the incoming data stream goes through the CRC Generator, once the 48th
bit of the destination address has passed this circuitry, the six most significant bits of the
CRC are sampled. Those 6 bits become an address which selects one of the 64 bits in the
logical address filter mask. If the mask bit selected is a “1”, the address matches and the
packet is accepted. When programming the hash table, the task of mapping a destination
address to one of 64 bit positions requires a computer program to generate the CRC codes
for the addresses desired. The 6 most significant bits of a given addresses’ CRC becomes
the pointer into that addresses’ hash table entry. For Ethernet, the CRC polynomial is
CRC32 or:
X32 + X26 + X23 + X22 + X16 + X12 + X11 + X10 + X8 + X7 + X5 + X4 + X2 + X + 1
There is no rule on what type of address can be used in which type of address matching
mode. Either physical or multicast addresses may be stored as either a perfect match or
hash table entries. If an address matches both a perfect entry and a hash entry, the perfect
entry takes precedence.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68LC302PU20CT | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| MC68EN302PV25BT | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| MC68302PV33C | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| SPAK302PV16VC | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| SPAK302FC25C | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68302FC20 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Multiprotocol Processor User’s Manual |
| MC68302FC20C | 功能描述:IC MPU MULTI-PROTOCOL 132-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| MC68302FC25 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Multiprotocol Processor User’s Manual |
| MC68302FC25C | 功能描述:IC MPU MULTI-PROTOCOL 132-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| MC68302FE16 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。