- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2036 > MC14526BFG (ON Semiconductor)IC COUNTER BINARY 6BIT 16SOEIAJ PDF資料下載
參數(shù)資料
| 型號： | MC14526BFG |
| 廠商： | ON Semiconductor |
| 文件頁數(shù)： | 8/10頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC COUNTER BINARY 6BIT 16SOEIAJ |
| 產(chǎn)品變化通告： | 1Q2012 Discontinuation 30/Mar/2012 |
| 標準包裝： | 50 |
| 系列： | 4000B |
| 邏輯類型： | 二進制計數(shù)器，十進制 |
| 方向： | 下 |
| 元件數(shù)： | 1 |
| 每個元件的位元數(shù)： | 4 |
| 復位： | 異步 |
| 計數(shù)速率： | 6.6MHz |
| 觸發(fā)器類型： | 正，負 |
| 電源電壓： | 3 V ~ 18 V |
| 工作溫度： | -55°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.209"，5.30mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SOEIAJ |
| 包裝： | 管件 |
MC14526B
http://onsemi.com
7
MC14526B LOGIC DIAGRAM
(Binary Down Counter)
CF
PE
INHIBIT
CLOCK
RESET
13
3
4
6
10
P0
Q0
P1
Q1
P2
Q2
P3
Q3
57
11
9
14
15
2
1
12
“0”
D
C
T
R Q
PE Q
D
C
T
R Q
PE Q
D
C
T
R Q
PE Q
D
C
T
R
PE
Q
VDD
APPLICATIONS INFORMATION
DivideByN, Single Stage
Figure 11 shows a single stage dividebyN application.
To initialize counting a number, N is set on the parallel
inputs (P0, P1, P2, and P3) and reset is taken high
asynchronously. A zero is forced into the master and slave
of each bit and, at the same time, the “0” output goes high.
Because Preset Enable is tied to the “0” output, preset is
enabled. Reset must be released while the Clock is high so
the slaves of each bit may receive N before the Clock goes
low. When the Clock goes low and Reset is low, the “0”
output goes low (if P0 through P3 are unequal to zero).
The counter downcounts with each rising edge of the
Clock. When the counter reaches the zero state, an output
pulse occurs on “0” which presets N. The propagation delays
from the Clock’s rising and falling edges to the “0” output’s
rising and falling edges are about equal, making the “0”
output pulse approximately equal to that of the Clock pulse.
The Inhibit pin may be used to stop pulse counting. When
this pin is taken high, decrementing is inhibited.
Cascaded, Presettable DivideByN
Figure 12 shows a three stage cascade application. Taking
Reset high loads N. Only the first stage’s Reset pin (least
significant counter) must be taken high to cause the preset
for all stages, but all pins could be tied together, as shown.
When the first stage’s Reset pin goes high, the “0” output
is latched in a high state. Reset must be released while Clock
is high and time allowed for Preset Enable to load N into all
stages before Clock goes low.
When Preset Enable is high and Clock is low, time must
be allowed for the zero digits to propagate a Cascade
Feedback to the first nonzero stage. Worst case is from the
most significant bit (M.S.B.) to the L.S.B., when the L.S.B.
is equal to one (i.e. N = 1).
After N is loaded, each stage counts down to zero with
each rising edge of Clock. When any stage reaches zero and
the leading stages (more significant bits) are zero, the “0”
output goes high and feeds back to the preceding stage.
When all stages are zero, the Preset Enable automatically
loads N while the Clock is high and the cycle is renewed.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC14553BCPG | IC COUNTER BCD 3DIGIT CMOS 16DIP |
| MC14569BDWR2 | IC COUNTER DUAL 4BIT 1:4 16-SOIC |
| MC74AC244MELG | IC BUFF/DVR TRI-ST DUAL 20SOEIAJ |
| MC74AC4040MELG | IC COUNTER RIPPLE 12ST 16-SOEIAJ |
| MC74AC574MELG | IC FLIP FLOP OCT 20-SOEIAJ |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC14526BFR1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC14527BCP | 制造商:Freescale Semiconductor 功能描述: |
| MC14528 | 制造商:Misc 功能描述: |
| MC14528BCP | 功能描述:單穩(wěn)態(tài)多諧振蕩器 3-18V Dual RoHS:否 制造商:Texas Instruments 每芯片元件:1 邏輯系列:LVC 邏輯類型:Monostable Multivibrator 封裝 / 箱體:SSOP-8 傳播延遲時間:18.6 ns 高電平輸出電流:- 32 mA 低電平輸出電流:32 mA 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
| MC14528BCPG | 功能描述:單穩(wěn)態(tài)多諧振蕩器 3-18V Dual MonoStable RoHS:否 制造商:Texas Instruments 每芯片元件:1 邏輯系列:LVC 邏輯類型:Monostable Multivibrator 封裝 / 箱體:SSOP-8 傳播延遲時間:18.6 ns 高電平輸出電流:- 32 mA 低電平輸出電流:32 mA 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。