- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382298 > MC14526BF (ON SEMICONDUCTOR) Presettable 4-Bit Down Counters PDF資料下載
參數(shù)資料
| 型號： | MC14526BF |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 通用總線功能 |
| 英文描述： | Presettable 4-Bit Down Counters |
| 中文描述： | 4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT DOWN BINARY COUNTER, PDSO16 |
| 封裝： | EIAJ, SOP-16 |
| 文件頁數(shù)： | 9/12頁 |
| 文件大小： | 208K |
| 代理商： | MC14526BF |
MC14526B
http://onsemi.com
9
APPLICATIONS INFORMATION
Divide–By–N, Single Stage
Figure 11 shows a single stage divide–by–N application.
To initialize counting a number, N is set on the parallel
inputs (P0, P1, P2, and P3) and reset is taken high
asynchronously. A zero is forced into the master and slave
of each bit and, at the same time, the “0” output goes high.
Because Preset Enable is tied to the “0” output, preset is
enabled. Reset must be released while the Clock is high so
the slaves of each bit may receive N before the Clock goes
low. When the Clock goes low and Reset is low, the “0”
output goes low (if P0 through P3 are unequal to zero).
The counter downcounts with each rising edge of the
Clock. When the counter reaches the zero state, an output
pulse occurs on “0” which presets N. The propagation delays
from the Clock’s rising and falling edges to the “0” output’s
rising and falling edges are about equal, making the “0”
output pulse approximately equal to that of the Clock pulse.
The Inhibit pin may be used to stop pulse counting. When
this pin is taken high, decrementing is inhibited.
Cascaded, Presettable Divide–By–N
Figure 12 shows a three stage cascade application. Taking
Reset high loads N. Only the first stage’s Reset pin (least
significant counter) must be taken high to cause the preset
for all stages, but all pins could be tied together, as shown.
When the first stage’s Reset pin goes high, the “0” output
is latched in a high state. Reset must be released while Clock
is high and time allowed for Preset Enable to load N into all
stages before Clock goes low.
When Preset Enable is high and Clock is low, time must
be allowed for the zero digits to propagate a Cascade
Feedback to the first non–zero stage. Worst case is from the
most significant bit (M.S.B.) to the L.S.B., when the L.S.B.
is equal to one (i.e. N = 1).
After N is loaded, each stage counts down to zero with
each rising edge of Clock. When any stage reaches zero and
the leading stages (more significant bits) are zero, the “0”
output goes high and feeds back to the preceding stage.
When all stages are zero, the Preset Enable automatically
loads N while the Clock is high and the cycle is renewed.
Figure 11.
÷
N Counter
P0
P1
P2
P3
CF
RESET
INHIBIT
CLOCK
PE
Q0
Q1
Q2
Q3
“0”
N
V
DD
V
SS
f
in
BUFFER
f
in
N
Figure 12. 3 Stages Cascaded
N0N1N2 N3
N4N5N6 N7
P0P1 P2P3
CLOCK
Q0Q1Q2Q3
f
in
INHIBIT
RESET
V
SS
V
DD
LOAD
N
V
SS
“0”
PE
CF
10 K
V
SS
P0P1 P2P3
CLOCK
Q0Q1Q2Q3
INHIBIT
RESET
“0”
PE
CF
CLOCK
INHIBIT
RESET
“0”
PE
CF
P0P1 P2P3
Q0Q1Q2Q3
N8N9N10N11
V
SS
V
DD
BUFFER
LSB
MSB
f
in
N
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC145506 | PCM CODEC FILTER MONO CIRCUIT |
| MC145507 | PCM CODEC FILTER MONO CIRCUIT |
| MC145508 | PCM CODEC FILTER MONO CIRCUIT |
| MC14551BCP | Quad 2-Channel Analog Multiplexer/Demultiplexer |
| MC14551BD | Quad 2-Channel Analog Multiplexer/Demultiplexer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC14526BFG | 功能描述:計數(shù)器移位寄存器 3-18V Presettable 4-Bit Down RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| MC14526BFR1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC14527BCP | 制造商:Freescale Semiconductor 功能描述: |
| MC14528 | 制造商:Misc 功能描述: |
| MC14528BCP | 功能描述:單穩(wěn)態(tài)多諧振蕩器 3-18V Dual RoHS:否 制造商:Texas Instruments 每芯片元件:1 邏輯系列:LVC 邏輯類型:Monostable Multivibrator 封裝 / 箱體:SSOP-8 傳播延遲時間:18.6 ns 高電平輸出電流:- 32 mA 低電平輸出電流:32 mA 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。