參數(shù)資料
型號(hào): MC14490FELG
廠商: ON Semiconductor
文件頁(yè)數(shù): 9/11頁(yè)
文件大?。?/td> 0K
描述: IC BOUNCE ELIMINATOR 16SOEIAJ
標(biāo)準(zhǔn)包裝: 1
系列: 4000
邏輯類型: 觸點(diǎn)回彈消除器
電源電壓: 3 V ~ 18 V
位數(shù): 6
工作溫度: -55°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: 16-SOIC(0.209",5.30mm 寬)
供應(yīng)商設(shè)備封裝: 16-SOEIAJ
包裝: 剪切帶 (CT)
其它名稱: MC14490FELGOSCT
MC14490
http://onsemi.com
7
TYPICAL APPLICATIONS
ASYMMETRICAL TIMING
In applications where different leading and trailing edge
delays are required (such as a fast attack/slow release timer.)
Clocks of different frequencies can be gated into the
MC14490 as shown in Figure 6. In order to produce a slow
attack/fast release circuit leads A and B should be
interchanged. The clock out lead can then be used to feed
clock signals to the other MC14490 packages where the
asymmetrical input/output timing is required.
Figure 6. Fast Attack/Slow Release Circuit
IN
OUT
OSCout
MC14011B
OSCin
AB
fC/N
EXTERNAL
CLOCK
÷ N
fC
MC14490
LATCHED OUTPUT
The contents of the Bounce Eliminator can be latched by
using several extra gates as shown in Figure 7. If the latch
lead is high the clock will be stopped when the output goes
low. This will hold the output low even though the input has
returned to the high state. Any time the clock is stopped the
outputs will be representative of the input signal four clock
periods earlier.
Figure 7. Latched Output Circuit
IN
OUT
OSCout
MC14011B
OSCin
MC14490
CLOCK
LATCH = 1
UNLATCH = 0
MULTIPLE TIMING SIGNALS
As shown in Figure 8, the Bounce Eliminator circuits can
be connected in series. In this configuration each output is
delayed by four clock periods relative to its respective input.
This configuration may be used to generate multiple timing
signals such as a delay line, for programming other timing
operations.
One application of the above is shown in Figure 9, where
it is required to have a single pulse output for a single
operation (make) of the push button or relay contact. This
only requires the series connection of two Bounce
Eliminator circuits, one inverter, and one NOR gate in order
to generate the signal AB as shown in Figures 9 and 10. The
signal AB is four clock periods in length. If the inverter is
switched to the A output, the pulse AB will be generated
upon release or break of the contact. With the use of a few
additional parts many different pulses and waveshapes may
be generated.
Figure 8. Multiple Timing Circuit Connections
10
5
12
3
14
1
79
6
11
4
13
2
15
Aout
Bout
Cout
Dout
Eout
Fout
OSCin
CLOCK
B.E. 6
B.E. 5
B.E. 4
B.E. 3
B.E. 2
B.E. 1
OSCout
Ain
Bin
Cin
Din
Ein
Fin
相關(guān)PDF資料
PDF描述
VE-B4N-MW-F1 CONVERTER MOD DC/DC 18.5V 100W
VE-B4M-MW-F4 CONVERTER MOD DC/DC 10V 100W
D38999/20FG16SB CONN RCPT 16POS WALL MNT W/SCKT
MS3102E28-66S CONN RCPT 16POS BOX MNT W/SCKT
VE-BTR-MW-F1 CONVERTER MOD DC/DC 7.5V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC14490FG 功能描述:算數(shù)邏輯單元 - ALU LOG CMOS 3-18V HEX BOUNCE ELIMINATOR RoHS:否 制造商:ON Semiconductor 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:18 V 電源電壓-最小:3 V 封裝 / 箱體:SOIC-16 Wide 最大工作溫度:+ 125 C 封裝:Reel
MC14490FL1 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC14490FP 制造商:Panasonic Industrial Company 功能描述:I.C.
MC14490FR1 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC14490L 制造商:ON Semiconductor 功能描述:CONTACT BOUNCE ELIMINATOR