- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382291 > MC10105FNR2 (ON SEMICONDUCTOR) Triple 2-3-2-Input OR/NOR Gate PDF資料下載
參數(shù)資料
| 型號(hào)： | MC10105FNR2 |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 通用總線功能 |
| 英文描述： | Triple 2-3-2-Input OR/NOR Gate |
| 中文描述： | 10K SERIES, TRIPLE 3-INPUT OR/NOR GATE, PQCC20 |
| 封裝： | PLASTIC, LCC-20 |
| 文件頁數(shù)： | 1/5頁 |
| 文件大小： | 114K |
| 代理商： | MC10105FNR2 |
SEMICONDUCTOR TECHNICAL DATA
3–21
REV 5
Motorola, Inc. 1996
3/93
The MC10105 is a triple 2–3–2 input OR/NOR gate.
PD= 30 mW typ/gate (No Load)
tpd= 2.0 ns typ
tr, tf= 2.0 ns typ (20%–80%)
LOGIC DIAGRAM
VCC1= PIN 1
VCC2= PIN 16
VEE= PIN 8
12
15
13
14
5
2
4
3
11
7
9
6
10
DIP
PIN ASSIGNMENT
VCC1
AOUT
AOUT
AIN
AIN
BOUT
BOUT
VEE
VCC2
COUT
COUT
CIN
CIN
BIN
BIN
BIN
16
15
14
13
12
11
10
9
1
2
3
4
5
6
7
8
Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion
Tables on page 6–11 of the Motorola MECL Data
Book (DL122/D).
L SUFFIX
CERAMIC PACKAGE
CASE 620–10
P SUFFIX
PLASTIC PACKAGE
CASE 648–08
FN SUFFIX
PLCC
CASE 775–02
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC10105LR2 | Triple 2-3-2-Input OR/NOR Gate |
| MC10105PR2 | Triple 2-3-2-Input OR/NOR Gate |
| MC10115FNR2 | Quad Line Receiver |
| MC10115LR2 | Quad Line Receiver |
| MC10115PR2 | Quad Line Receiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC10105L | 制造商:ON Semiconductor 功能描述:OR/NOR Gate 3-Element 2-3-2-IN ECL 16-Pin CDIP Rail |
| MC10105LD | 制造商:Motorola Inc 功能描述: |
| MC10105LDS | 制造商:Motorola Inc 功能描述: |
| MC10105P | 制造商:ON Semiconductor 功能描述:OR/NOR Gate 3-Element 2-3-2-IN ECL 16-Pin PDIP Rail |
| MC10106FNR2 WAF | 制造商:ON Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。