- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄354429 > MC100EP446 (ON SEMICONDUCTOR) 3.3V/5V 8々Bit CMOS/ECL/TTL Data Input Parallel/Serial Converter PDF資料下載
參數(shù)資料
| 型號： | MC100EP446 |
| 廠商： | ON SEMICONDUCTOR |
| 英文描述： | 3.3V/5V 8々Bit CMOS/ECL/TTL Data Input Parallel/Serial Converter |
| 中文描述： | 々 3.3V/5V的8位CMOS / ECL / TTL數(shù)據(jù)輸入并行/串行轉(zhuǎn)換器 |
| 文件頁數(shù)： | 2/8頁 |
| 文件大?。?/td> | 226K |
| 代理商： | MC100EP446 |
Advanced Clock Drivers Devices
2
Freescale Semiconductor
MC100ES6210
Figure 1. MC100ES6210 Logic Diagram
Figure 2. 32-Lead Package Pinout (Top View)
CLKA
CLKB
QA0
QA1
QA2
QA3
QA4
QB0
QB1
QB2
QB3
QB4
VBB
VCC
Q2
Q1
Q0
VCC
QB2
QA
3
QA
3
AQ
4
QA
4
QB
0
QB
0
QB
1
QB
1
V
CC
N.
C
.
CL
KA
V
BB
CL
KA
CL
KB
CL
KB
V
EE
25
26
27
28
29
30
31
32
15
14
13
12
11
10
9
12345678
24
23
22
21
20
19
18
17
16
MC100ES6210
VCC
QB4
QB3
QB2
Q0
Q1
Q2
QB3
QB4
VCC
Table 1. Pin Configuration
Pin
I/O
Type
Function
CLKA, CLKA
Input
ECL/PECL
Differential reference clock signal input (fanout buffer A)
CLKB, CLKB
Input
ECL/PECL
Differential reference clock signal input (fanout buffer B)
QA[0-4], QA[0-4]
Output
ECL/PECL
Differential clock outputs (fanout buffer A)
QB[0-4], QB[0-4]
Output
ECL/PECL
Differential clock outputs (fanout buffer B)
VEE(1)
1. In ECL mode (negative power supply mode), VEE is either –3.3 V or –2.5 V and VCC is connected to GND (0 V). In PECL mode (positive
power supply mode), VEE is connected to GND (0 V) and VCC is either +3.3 V or +2.5 V. In both modes, the input and output levels are
referenced to the most positive supply (VCC)
Supply
Negative power supply
VCC
Supply
Positive power supply. All VCC pins must be connected to the positive
power supply for correct DC and AC operation.
VBB
Output
DC
Reference voltage output for single ended ECL or PECL operation
Table 2. Absolute Maximum Ratings(1)
1. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these
conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated
conditions is not implied.
Symbol
Characteristics
Min
Max
Unit
Condition
VCC
Supply Voltage
–0.3
3.6
V
VIN
DC Input Voltage
–0.3
VCC + 0.3
V
VOUT
DC Output Voltage
–0.3
VCC + 0.3
V
IIN
DC Input Current
±20
mA
IOUT
DC Output Current
±50
mA
TS
Storage temperature
–65
125
°C
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC100LVEP34 | 2.5V / 3.3V ECL /2, /4, /8 Clock Generation Chip |
| MC100EP51 | 3.3V / 5V ECL D Flip-Flop with Reset and Differential Clock |
| MC100EP51D | 3.3V / 5V ECL D Flip-Flop with Reset and Differential Clock |
| MC100EP51DR2 | 3.3V / 5V ECL D Flip-Flop with Reset and Differential Clock |
| MC100EP51DT | 3.3V / 5V ECL D Flip-Flop with Reset and Differential Clock |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC100EP446FA | 功能描述:串行到并行邏輯轉(zhuǎn)換器 3.3V/5V ECL 8-Bit RoHS:否 制造商:Supertex 工作電源電壓: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-32 封裝:Tray |
| MC100EP446FAG | 功能描述:串行到并行邏輯轉(zhuǎn)換器 3.3V/5V ECL 8-Bit Serial to Parallel RoHS:否 制造商:Supertex 工作電源電壓: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-32 封裝:Tray |
| MC100EP446FAG | 制造商:ON Semiconductor 功能描述:Translator / Logic Level Converter IC |
| MC100EP446FAR2 | 功能描述:串行到并行邏輯轉(zhuǎn)換器 3.3V/5V ECL 8-Bit RoHS:否 制造商:Supertex 工作電源電壓: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-32 封裝:Tray |
| MC100EP446FAR2G | 功能描述:串行到并行邏輯轉(zhuǎn)換器 3.3V/5V ECL 8-Bit Serial to Parallel RoHS:否 制造商:Supertex 工作電源電壓: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-32 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。