- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄354430 > MC100EP14DTR2 (ON SEMICONDUCTOR) 3.3V / 5V 1:5 Differential ECL/PECL/HSTL Clock Driver PDF資料下載
參數(shù)資料
| 型號： | MC100EP14DTR2 |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 3.3V / 5V 1:5 Differential ECL/PECL/HSTL Clock Driver |
| 中文描述： | 100E SERIES, LOW SKEW CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20 |
| 封裝： | LEAD FREE, TSSOP-20 |
| 文件頁數(shù)： | 2/8頁 |
| 文件大?。?/td> | 226K |
| 代理商： | MC100EP14DTR2 |
Advanced Clock Drivers Devices
2
Freescale Semiconductor
MC100ES6210
Figure 1. MC100ES6210 Logic Diagram
Figure 2. 32-Lead Package Pinout (Top View)
CLKA
CLKB
QA0
QA1
QA2
QA3
QA4
QB0
QB1
QB2
QB3
QB4
VBB
VCC
Q2
Q1
Q0
VCC
QB2
QA
3
QA
3
AQ
4
QA
4
QB
0
QB
0
QB
1
QB
1
V
CC
N.
C
.
CL
KA
V
BB
CL
KA
CL
KB
CL
KB
V
EE
25
26
27
28
29
30
31
32
15
14
13
12
11
10
9
12345678
24
23
22
21
20
19
18
17
16
MC100ES6210
VCC
QB4
QB3
QB2
Q0
Q1
Q2
QB3
QB4
VCC
Table 1. Pin Configuration
Pin
I/O
Type
Function
CLKA, CLKA
Input
ECL/PECL
Differential reference clock signal input (fanout buffer A)
CLKB, CLKB
Input
ECL/PECL
Differential reference clock signal input (fanout buffer B)
QA[0-4], QA[0-4]
Output
ECL/PECL
Differential clock outputs (fanout buffer A)
QB[0-4], QB[0-4]
Output
ECL/PECL
Differential clock outputs (fanout buffer B)
VEE(1)
1. In ECL mode (negative power supply mode), VEE is either –3.3 V or –2.5 V and VCC is connected to GND (0 V). In PECL mode (positive
power supply mode), VEE is connected to GND (0 V) and VCC is either +3.3 V or +2.5 V. In both modes, the input and output levels are
referenced to the most positive supply (VCC)
Supply
Negative power supply
VCC
Supply
Positive power supply. All VCC pins must be connected to the positive
power supply for correct DC and AC operation.
VBB
Output
DC
Reference voltage output for single ended ECL or PECL operation
Table 2. Absolute Maximum Ratings(1)
1. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these
conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated
conditions is not implied.
Symbol
Characteristics
Min
Max
Unit
Condition
VCC
Supply Voltage
–0.3
3.6
V
VIN
DC Input Voltage
–0.3
VCC + 0.3
V
VOUT
DC Output Voltage
–0.3
VCC + 0.3
V
IIN
DC Input Current
±20
mA
IOUT
DC Output Current
±50
mA
TS
Storage temperature
–65
125
°C
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC100EP105 | 3.3V / 5VECL Quad 2-Input Differential AND/NAND |
| MC100EP105FA | 3.3V / 5VECL Quad 2-Input Differential AND/NAND |
| MC100EP105FAR2 | 3.3V / 5VECL Quad 2-Input Differential AND/NAND |
| MC100EPT20 | 3.3VLVTTL/LVCMOS to Differential LVPECL Translator |
| MC100EP016 | 3.3V / 5VECL 8-Bit Synchronous Binary Up Counter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC100EP14DTR2G | 功能描述:時鐘驅(qū)動器及分配 5V ECL/PECL/HST 1:5 Diff Clock Driver RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| MC100EP16 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Differential Receiver |
| MC100EP16D | 功能描述:總線收發(fā)器 3.3V/5V ECL Diff RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| MC100EP16DG | 功能描述:總線收發(fā)器 3.3V/5V ECL Diff RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| MC100EP16DR2 | 功能描述:總線收發(fā)器 3.3V/5V ECL Diff RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。