![](http://datasheet.mmic.net.cn/Fujitsu-Semiconductor-America-Inc/MB95F168JAPMC-GE1_datasheet_98639/MB95F168JAPMC-GE1_50.png)
MB95160MA Series
50
DS07–12624–3E
Sampling at the falling edge of sampling clock*1 and enabled serial clock delay*2
(ESCR register : SCES bit
= 1, ECCR register : SCDE bit = 1)
(VCC
= 5.0 V ± 10%, VSS = 0.0 V, TA = 40 °C to + 85 °C)
*1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the
serial clock.
*2 : Serial clock delay function is used to delay half clock for the output signal of serial clock.
*3 : Refer to “ (2) Source Clock/Machine Clock” for tMCLK.
Parameter
Sym-
bol
Pin name
Conditions
Value
Unit
Min
Max
Serial clock cycle time
tSCYC
SCK
Internal clock
operation output pin :
CL
= 80 pF + 1 TTL.
5 tMCLK*3
ns
SCK
↓→SOT delay time
tSLOVI
SCK, SOT
95
+ 95
ns
Valid SIN
→SCK↑
tIVSHI
SCK, SIN
tMCLK*3
+ 190
ns
SCK
↑ → valid SIN hold
time
tSHIXI
SCK, SIN
0
ns
SOT
→SCK↑ delay time
tSOVHI
SCK, SOT
4 tMCLK*3
ns
SCK
SOT
SIN
2.4 V
0.8 V
tSLOVI
2.4 V
0.8 V
2.4 V
0.8 V
tSCYC
tSOVHI
tIVSHI
tSHIXI
0.8 VCC
0.2 VCC
0.8 VCC
0.2 VCC