參數(shù)資料
型號: MB95F128NBPMC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PQFP100
封裝: 14 X 14 MM, 1.70 MM HEIGHT, 0.50 MM PITCH, PLASTIC, LQFP-100
文件頁數(shù): 57/80頁
文件大?。?/td> 1488K
代理商: MB95F128NBPMC
MB95120MB Series
60
(Continued)
(VCC
= 5.0 V ± 10%, AVSS = VSS = 0.0 V, TA = 40 °C to + 105 °C)
*1 : R, C : Pull-up resistor and load capacitor of the SCL and SDA lines.
*2 :
Refer to “ (2) Source Clock/Machine Clock” for tMCLK.
m is CS4 bit and CS3 bit (bit 4 and bit 3) of I2C clock control register (ICCR) .
n is CS2 bit to CS0 bit (bit 2 to bit 0) of I2C clock control register (ICCR) .
Actual timing of I2C is determined by m and n values set by the machine clock (tMCLK) and CS4 to CS0 of
ICCR0 register.
Standard-mode :
m and n can be set at the range : 0.9 MHz < tMCLK (machine clock) < 10 MHz.
Setting of m and n determines the machine clock that can be used below.
(m, n)
= (1, 8)
: 0.9 MHz < tMCLK
≤ 1 MHz
(m, n)
= (1, 22) , (5, 4) , (6, 4) , (7, 4) , (8, 4) : 0.9 MHz < tMCLK ≤ 2 MHz
(m, n)
= (1, 38) , (5, 8) , (6, 8) , (7, 8) , (8, 8) : 0.9 MHz < tMCLK ≤ 4 MHz
(m, n)
= (1, 98)
: 0.9 MHz < tMCLK
≤ 10 MHz
Fast-mode :
m and n can be set at the range : 3.3 MHz < tMCLK (machine clock) < 10 MHz.
Setting of m and n determines the machine clock that can be used below.
(m, n)
= (1, 8)
: 3.3 MHz < tMCLK
≤ 4 MHz
(m, n)
= (1, 22) , (5, 4)
: 3.3 MHz < tMCLK
≤ 8 MHz
(m, n)
= (6, 4)
: 3.3 MHz < tMCLK
≤ 10 MHz
Parameter
Sym-
bol
Pin
name
Condition
Value*2
Unit
Remarks
Min
Max
Stop condition
detection
tSU;STO
SCL0
SDA0
R
= 1.7 k,
C
= 50 pF*1
2 tMCLK
20
ns
Undetected when 1
tMCLK is used at
reception
Restart condition
detection condition
tSU;STA
SCL0
SDA0
2 tMCLK
20
ns
Undetected when 1
tMCLK is used at
reception
Bus free time
tBUF
SCL0
SDA0
2 tMCLK
20
ns
At reception
Data hold time
tHD;DAT
SCL0
SDA0
2 tMCLK
20
ns
At slave transmission
mode
Data setup time
tSU;DAT
SCL0
SDA0
tLOW
3 tMCLK 20
ns
At slave transmission
mode
Data hold time
tHD;DAT
SCL0
SDA0
0
ns
At reception
Data setup time
tSU;DAT
SCL0
SDA0
tMCLK
20
ns
At reception
SDA
↓→SCL↑
(at wakeup function)
tWAKE-
UP
SCL0
SDA0
Oscillation
stabilization
wait time
+
2 tMCLK
20
ns
相關(guān)PDF資料
PDF描述
MB95F203HP-G-SH-SNE2 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PDIP24
MB96F338RWAPMC-GSE2 16-BIT, FLASH, 48 MHz, MICROCONTROLLER, PQFP144
MC9S08DZ128F2-CLL 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP100
MF180C51C-20D 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQFP44
MV80C51T-25R 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB95F128NBPMC-GE1 制造商:FUJITSU 功能描述:8-bit Microcontrollers
MB95F133JBS 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Microcontrollers
MB95F133JBSPF 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Microcontrollers
MB95F133JBSPFV 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Microcontrollers
MB95F133JBSPFV-GE1 制造商:FUJITSU 功能描述:MCU 8-BIT 8FX 8K FLASH SSOP30 制造商:FUJITSU 功能描述:MCU, 8-BIT, 8FX, 8K FLASH, SSOP30