- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45193 > MB91FV310APFV-ES RISC MICROCONTROLLER, PQFP144 PDF資料下載
參數(shù)資料
| 型號(hào)： | MB91FV310APFV-ES |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | RISC MICROCONTROLLER, PQFP144 |
| 封裝： | 20 X 20 MM, 0.50 MM PITCH, LEAD FREE, PLASTIC, LQFP-144 |
| 文件頁數(shù)： | 12/68頁 |
| 文件大小： | 14737K |
| 代理商： | MB91FV310APFV-ES |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
MB91310 Series
2
DS07-16505-3E
Instructions adapted for high-level languages: Function entry/exit instructions, multiple-register load/store
instructions
Register interlock functions : Facilitating coding in assemblers
On-chip multiplier supported at the instruction level.
Signed 32-bit multiplication : 5 cycles.
Signed 16-bit multiplication : 3 cycles
Interrupt (PC, PS save)
: 6 cycles, 16 priority levels
Harvard architecture allowing program access and data access to be executed simultaneously
Instruction prefetch function implemented by a four-word queue in the CPU
Instruction compatible with FR family
Bus interface
This bus interface is used for macro connection. (USB, OSDC)
Operating frequency Max 20 MHz
16-bit data input/output (Interface to the USB and OSDC)
Chip-select signals can be output for completely independent eight areas allocatable in a minimum of
64 Kbytes. The CS1, CS2, and CS3 areas are reserved as follows. CS0, CS4, to CS3 are unusable.
CS1 area : USB host
CS2 area : USB function
CS3 area : OSDC
Basic bus cycle : 2 cycles
Programmable automatic wait cycle generator capable of inserting wait cycles for each area
CS1, CS2 and CS3 are reserved; their settings are fixed.
Built-in RAM
16 Kbytes built RAM capacity
This RAM can be used as instruction RAM by writing instruction code as well as data.
DMAC (DMA Controller)
Connected to five channels (ch.0, ch.1
→ USB function).
3 forwarding factors (internal peripheral/software)
Addressing using 32-bit full addressing mode (increment, decrement, fixed)
Demand transfer, burst transfer, step transfer, or block transfer
Selectable transfer data size: 8-bit, 16-bit, or 32-bit
Bit search module (for REALOS)
Search for the position of the bit 1/0-changed first in one word from the MSB
Reload timer (including 1 channel for REALOS)
16-bit PPG timer ch.3
Internal clock: Frequency division selectable from 2, 8, and 32
(Continued)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB91F312APFV-G-010E1 | RISC MICROCONTROLLER, PQFP144 |
| MB91F313APMC-GE1 | 32-BIT, FLASH, 33 MHz, RISC MICROCONTROLLER, PQFP120 |
| MB91F313APMC-GE1 | 32-BIT, FLASH, 33 MHz, RISC MICROCONTROLLER, PQFP120 |
| MB91F345BPFT-GE1 | 32-BIT, FLASH, 50 MHz, RISC MICROCONTROLLER, PQFP100 |
| MB91F355APMT | 32-BIT, FLASH, 50 MHz, RISC MICROCONTROLLER, PQFP176 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB91FV319A | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Microcontroller |
| MB91FV319APMT-ES | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Microcontroller |
| MB91FV319R | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontrollers |
| MB91FV319RPMC-ESE1 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontrollers |
| MB91FV360GA | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit RISC Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。