Low-Power, 1-/2-Channel, I2C, 12-Bit ADCs in Ultra-Tiny 1.9mm " />
參數(shù)資料
型號: MAXADCLITE#
廠商: Maxim Integrated Products
文件頁數(shù): 18/22頁
文件大?。?/td> 0K
描述: KIT EVALUATION FOR MAX11645
產(chǎn)品培訓(xùn)模塊: Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 1
ADC 的數(shù)量: 1
位數(shù): 12
采樣率(每秒): 94.4k
數(shù)據(jù)接口: USB
輸入范圍: ±VREF/2
工作溫度: -40°C ~ 85°C
已用 IC / 零件: MAX11645
已供物品: 板,軟件
MAX11644/MAX11645
Low-Power, 1-/2-Channel, I2C, 12-Bit ADCs
in Ultra-Tiny 1.9mm x 2.2mm Package
_______________________________________________________________________________________
5
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Rise Time of SCL Signal After
Acknowledge Bit
tRCL1
Measured from 0.3VDD - 0.7VDD
20
160
ns
Fall Time of SCL Signal
tFCL
Measured from 0.3VDD - 0.7VDD
20
80
ns
Rise Time of SDA Signal
tRDA
Measured from 0.3VDD - 0.7VDD
20
160
ns
Fall Time of SDA Signal
tFDA
Measured from 0.3VDD - 0.7VDD (Note 12)
20
160
ns
Setup Time for STOP Condition
tSU, STO
160
ns
Capacitive Load for Each Bus Line
CB
400
pF
Pulse Width of Spike Suppressed
tSP
(Notes 11 and 14)
0
10
ns
TIMING CHARACTERISTICS (Figure 1) (continued)
(VDD = 2.7V to 3.6V (MAX11645), VDD = 4.5V to 5.5V (MAX11644), VREF = 2.048V (MAX11645), VREF = 4.096V (MAX11644),
fSCL = 1.7MHz, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C, see Tables 1–5 for programming
notation.) (Note 1)
Note 1:
All WLP devices are 100% production tested at TA = +25°C. Specifications over temperature limits are guaranteed by
design and characterization.
Note 2:
For DC accuracy, the MAX11644 is tested at VDD = 5V and the MAX11645 is tested at VDD = 3V with an external
reference for both ADCs. All devices are configured for unipolar, single-ended inputs.
Note 3:
Relative accuracy is the deviation of the analog value at any code from its theoretical value after the full-scale range and
offsets have been calibrated.
Note 4:
Offset nulled.
Note 5:
Conversion time is defined as the number of clock cycles needed for conversion multiplied by the clock period.
Conversion time does not include acquisition time. SCL is the conversion clock in the external clock mode.
Note 6:
A filter on the SDA and SCL inputs suppresses noise spikes and delays the sampling instant.
Note 7:
The absolute input voltage range for the analog inputs (AIN0/AIN1) is from GND to VDD.
Note 8:
When the internal reference is configured to be available at REF (SEL[2:1] = 11), decouple REF to GND with a
0.1μF capacitor and a 2k
Ω series resistor (see the Typical Operating Circuit).
Note 9:
ADC performance is limited by the converter’s noise floor, typically 300μVP-P.
Note 10: Measured for the MAX11645 as:
and for the MAX11644, where N is the number of bits:
Note 11: A master device must provide a data hold time for SDA (referred to VIL of SCL) to bridge the undefined region of SCL’s
falling edge (see Figure 1).
Note 12: The minimum value is specified at TA = +25°C.
Note 13: CB = total capacitance of one bus line in pF.
Note 14: fSCL must meet the minimum clock low time plus the rise/fall times.
VV
V
FS
N
REF
(.
)
( .
)
(.
55
45
2
55
×
45
.)
V
VV
V
FS
N
REF
(.
)
( .
)
(.
36
27
2
36
×
27
.)
V
相關(guān)PDF資料
PDF描述
EMM08DTBH CONN EDGECARD 16POS R/A .156 SLD
FPF2110 IC SWITCH LOAD FULL FUNC SOT23-5
EMM08DTBD CONN EDGECARD 16POS R/A .156 SLD
HBC10DRAN CONN EDGECARD 20POS R/A .100 SLD
EEM25DTAT CONN EDGECARD 50POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAXADCLITE# 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 MAX11645 Eval Kit RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
MAXADCLITE+ 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 MAX11645 Eval Kit RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
MAX-B550 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:THREE-CD CHANGER MINI-COMPACT SYSTEM CD-R/RW PLAYBACK
MAX-B570 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:THREE-CD CHANGER MINI-COMPACT SYSTEM CD-R/RW PLAYBACK
MAXC001 制造商:Maxim Integrated Products 功能描述: