- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10949 > MAX9856ETL+ (Maxim Integrated Products)IC CODEC AUDIO LP 40TQFN-EP PDF資料下載
參數(shù)資料
| 型號： | MAX9856ETL+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 14/46頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CODEC AUDIO LP 40TQFN-EP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 類型： | 音頻編解碼器 |
| 數(shù)據(jù)接口： | 串行 |
| 分辨率（位）： | 18 b |
| ADC / DAC 數(shù)量： | 2 / 2 |
| 三角積分調(diào)變： | 是 |
| S/N 比，標(biāo)準(zhǔn) ADC / DAC (db)： | 77 / 91 |
| 動態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db)： | 85 / 91 |
| 電壓 - 電源，模擬： | 1.71 V ~ 3.6 V |
| 電壓 - 電源，數(shù)字： | 1.71 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 40-WFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 40-TQFN-EP（5x5） |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 1392 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
MAX9856
Low-Power Audio CODEC with
DirectDrive Headphone Amplifiers
______________________________________________________________________________________
21
Interrupt Enables
Hardware interrupts are reported on the open-drain
IRQ
pin. When an interrupt occurs,
IRQ remains low until the
interrupt is serviced by reading status register 0x00. If a
flag is set, it is reported as a hardware interrupt only if
the corresponding interrupt enable is set. Each bit
enables interrupts for the status flag in the respective bit
location in register 0x00. Table 3 lists the interrupt enable
bit locations and description.
REG
B7
B6
B5
B4
B3
B2
B1
B0
0x02
ICLD
ISLD
IULK
0
IHPOCL
IHPOCR
IJDET
IGPI
Table 3. Interrupt Enable Bit Locations
REG
B7
B6
B5
B4
B3
B2
B1
B0
0x03
0
PSCLK
MAS
BSEL
Table 4. Clock Control Register
BITS
FUNCTION
PSCLK
MCLK Prescaler. Set PSCLK to appropriately divide down MCLK to a usable frequency:
000—Disable clock input
001—10MHz
≤ MCLK ≤ 16MHz (PCLK = MCLK/1)
010—16MHz
≤ MCLK ≤ 20MHz (PCLK = MCLK/1)
011—20MHz
≤ MCLK ≤ 32MHz (PCLK = MCLK/2)
100—32MHz
≤ MCLK ≤ 40MHz (PCLK = MCLK/2)
101—40MHz
≤ MCLK ≤ 60MHz (PCLK = MCLK/4)
110—Reserved
111—Reserved
MAS
Master Mode. Selects between master and slave operation:
0 = Slave mode (BCLK, LRCLK_D, and LRCLK_A are inputs)
1 = Master mode (BCLK, LRCLK_D, and LRCLK_A are outputs)
BSEL
BCLK Select. Configures BCLK when operating in master mode. Set BSEL to be a sufficiently high frequency to
fully clock in all data bits for both the DAC and ADC, if operating at different sample rates:
000—Off
001—Off
010—BCLK = 48 x LRCLK_D (recommended if the DAC and ADC operate at the same rate)
011—BCLK = 48 x LRCLK_A
100—BCLK = PCLK/2 (recommended if the DAC and ADC are not operating at the same rate)
101—BCLK = PCLK/4
110—BCLK = PCLK/8
111—BCLK = PCLK/16
Clock Control Register Bit Description
Clock Control
The MAX9856 can work with a master clock supplied
from any system clock (MCLK) within the range of
10MHz to 60MHz range. A clock prescaler divides by
1, 2, or 4 to create an internal clock (PCLK) in the
10MHz to 20MHz range.
There are two clock-generation circuits that operate
independently for the ADC and DAC path, allowing the
ADC and DAC to be operated at different sample rates.
BCLK services the LRCLK signals for both the ADC and
DAC. When the ADC and DAC operate at different
LRCLK rates, BCLK should be set appropriately for the
higher sample rate. The number of clock cycles per
frame must be greater than or equal to the configured
bit depth.
The MAX9856 digital audio interface can operate in
either master or slave mode. In master mode, the
MAX9856 generates the BCLK and LRCLK signals,
which control the data flow on the digital audio inter-
face. In slave mode, the external master device gener-
ates the BCLK and LRCLK signals. See Table 4.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UTS6JC8E4P | CONN PLUG CABLE 4POS W/PIN |
| UTS712E10S | CONN RCPT JAM NUT 10POS W/SCKT |
| MAX9860ETG+ | IC CODEC MONO AUD 16BIT 24TQFN |
| JBXEA0G04FPSDS | CONN RCPT 4POS DBL NUT STR PCB |
| MCIMX355AVM4B | IC MPU I.MX35 400MAPBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX9856ETL/V+ | 功能描述:接口—CODEC Low-Power Audio Codec With Directdrive. Headphone Amplifiers RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| MAX9856ETL/V+T | 功能描述:接口—CODEC Low-Power Audio Codec With Directdrive. Headphone Amplifiers RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| MAX9856ETL+ | 功能描述:接口—CODEC Stereo Audio CODEC w/DirectDrive Amp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| MAX9856ETL+T | 功能描述:接口—CODEC Stereo Audio CODEC w/DirectDrive Amp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| MAX9856EVKIT+ | 功能描述:音頻 IC 開發(fā)工具 Evaluation Kit for the MAX9856 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。