參數(shù)資料
型號(hào)： MAX797ESE
廠商： MAXIM INTEGRATED PRODUCTS INC
元件分類： 穩(wěn)壓器
英文描述： Octal Bus Transceivers With 3-State Outputs 20-CFP -55 to 125
中文描述： SWITCHING CONTROLLER, 350 kHz SWITCHING FREQ-MAX, PDSO16
封裝： SOIC-16
文件頁數(shù)： 23/32頁
文件大小： 319K
代理商： MAX797ESE
M
S tep-Down Controllers with
S ync hronous Rec tifier for CPU Power
______________________________________________________________________________________
23
____________Low-Voltage Operation
Low input voltages and low input-output differential volt-
ages each require some extra care in the design. Low
absolute input voltages can cause the VL linear regulator
to enter dropout, and eventually shut itself off. Low input
voltages relative to the output (low V
IN
-V
OUT
differential)
can cause bad load regulation in multi-output flyback
applications. See the design equations in the Transformer
Designsection. Finally, low V
IN
-V
OUT
differentials can also
cause the output voltage to sag when the load current
changes abruptly. The amplitude of the sag is a function
of inductor value and maximum duty factor (an Electrical
Characteristics parameter, 93% guaranteed over temper-
ature at f = 150kHz) as follows:
(I
STEP
)
2
x L
V
SAG
= ———————————————
2 x C
F
x (V
IN(MIN)
x D
MAX
- V
OUT
)
The cure for low-voltage sag is to increase the value of
the output capacitor. For example, at V
IN
= 5.5V, V
OUT
= 5V, L = 10μH, f = 150kHz, a total capacitance of
660μF will prevent excessive sag. Note that only the
capacitance requirement is increased and the ESR
requirements don’t change. Therefore, the added
capacitance can be supplied by a low-cost bulk
capacitor in parallel with the normal low-ESR capacitor.
__________Applic ations Information
Heavy-Load Effic ienc y Considerations
The major efficiency loss mechanisms under loads are,
in the usual order of importance:
P(I
2
R), I
2
R losses
P(gate), gate-charge losses
P(diode), diode-conduction losses
P(tran), transition losses
P(cap), capacitor ESR losses
P(IC), losses due to the operating supply current
of the IC
Inductor-core losses are fairly low at heavy loads
because the inductor’s AC current component is small.
Therefore, they aren’t accounted for in this analysis.
Ferrite cores are preferred, especially at 300kHz, but
powdered cores such as Kool-mu can work well.
Efficiency = P
OUT
/ P
IN
x 100%
= P
OUT
/ (P
OUT
+ P
TOTAL
) x 100%
P
TOTAL
= P(I
2
R) + P(gate) + P(diode) + P(tran) +
P(cap) + P(IC)
P(I
2
R) = (I
LOAD
)
2
x (R
DC
+ R
DS(ON)
+ R
SENSE
)
where R
DC
is the DC resistance of the coil, R
DS(ON)
is
the MOSFET on-resistance, and R
SENSE
is the current-
Table 4. Low-Voltage Troubleshooting
Supply VL from an external source other
than V
BATT
, such as the system 5V supply.
VL output is so low that it hits the
VL UVLO threshold at 4.2V max.
Low input voltage, <4.5V
Won’t start under load or
quits before battery is
completely dead
Use a small 20mA Schottky diode for
boost diode D2. Supply VL from an
external source.
VL linear regulator is going into
dropout and isn’t providing
good gate-drive levels.
Low input voltage, <5V
High supply current,
poor efficiency
Reduce f to 150kHz. Reduce secondary
impedances—use Schottky if possible.
Stack secondary winding on main output.
Not enough duty cycle left to
initiate forward-mode operation.
Small AC current in primary can’t
store energy for flyback operation.
Low V
IN
-V
OUT
differential,
V
IN
< 1.3 x V
OUT
(main)
(MAX796/MAX799 only)
Secondary output won’t
support a load
Reduce L value. Tolerate the remaining
jitter (extra output capacitance helps
somewhat).
Inherent limitation of fixed-fre-
quency current-mode SMPS
slope compensation.
Low V
IN
-V
OUT
differential,
<1V
Unstable—jitters between
two distinct duty factors
Reduce f to 150kHz. Reduce MOSFET
on-resistance and coil DCR.
Maximum duty-cycle limits
exceeded.
Low V
IN
-V
OUT
differential,
<1V
Dropout voltage is too
high (V
OUT
follows V
IN
as
V
IN
decreases)
Increase bulk output capacitance per
formula above. Reduce inductor value.
Limited inductor-current slew
rate per cycle.
Low V
IN
-V
OUT
differential,
<1.5V
Sag or droop in V
OUT
under step load change
SOLUTION
ROOT CAUSE
CONDITION
SYMPTOM
相關(guān)PDF資料
PDF描述
MAX797H Octal D-type Transparent Latches With 3-State Outputs 20-LCCC -55 to 125
MAX797MJE Octal D-type Transparent Latches With 3-State Outputs 20-CDIP -55 to 125
MAX799CPE Octal D-type Transparent Latches With 3-State Outputs 20-CDIP -55 to 125
MAX799CSE Octal D-type Transparent Latches With 3-State Outputs 20-LCCC -55 to 125
MAX799EPE Octal D-type Edge-Triggered Flip-Flops with 3-State Outputs 20-CDIP -55 to 125
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX797ESE/GG8 功能描述:DC/DC 開關(guān)控制器 RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK
MAX797ESE/GG8-T 制造商:Maxim Integrated Products 功能描述:STEP DOWN CONTROLLER - Tape and Reel
MAX797ESE/GH9 功能描述:DC/DC 開關(guān)控制器 RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK
MAX797ESE/GH9-T 功能描述:DC/DC 開關(guān)控制器 RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK
MAX797ESE+ 功能描述:DC/DC 開關(guān)控制器 Step-Down Controller for CPU Power RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*