- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224188 > MAX6793TPVD5+ (MAXIM INTEGRATED PRODUCTS INC) 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC20 PDF資料下載
參數(shù)資料
| 型號(hào)： | MAX6793TPVD5+ |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | 電源管理 |
| 英文描述： | 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC20 |
| 封裝： | 5 X 5 MM, 0.80 MM HEIGHT, LEAD FREE, MO-220WHHC, TQFN-20 |
| 文件頁數(shù)： | 10/25頁 |
| 文件大?。?/td> | 526K |
| 代理商： | MAX6793TPVD5+ |
MAX6791–MAX6796
High-Voltage, Micropower, Single/Dual Linear
Regulators with Supervisory Functions
18
______________________________________________________________________________________
Selecting Watchdog Timeout Period
The watchdog timeout period is adjustable to accommo-
date a variety of P applications. With this feature, the
watchdog timeout can be optimized for software execu-
tion. The programmer can determine how often the
watchdog timer should be serviced. Adjust the watch-
dog timeout period (tWD) by connecting a capacitor
between CSWT and GND. For normal-mode operation,
calculate the watchdog timeout capacitor as follows:
where tWD is in seconds and CCSWT is in Farads.
To select the internally fixed watchdog timeout period
for the MAX6791–MAX6794, connect CSWT to OUT1.
To select the internally fixed watchdog timeout period
for the MAX6795/MAX6796, connect CSWT to OUT.
Driving CSWT low disables the watchdog timer.
CCSWT must be a low-leakage (< 10nA) type capacitor.
Ceramic capacitors are recommended; do not use
capacitors lower than 100pF to avoid the influence of
parasitic capacitances.
The MAX6791/MAX6792 have a windowed watchdog
timer that asserts RESET for tRP when the watchdog
recognizes a fast watchdog fault (time between transi-
tions < tWD1), or a slow watchdog fault (time between
transitions > tWD2). The reset timeout period is adjust-
ed independently of the watchdog timeout period. The
slow watchdog period, tWD2, is calculated as follows:
where tWD2 is in seconds and CCSWT is in Farads.
The fast watchdog period, tWD1, is selectable as a ratio
from the slow watchdog fault period (tWD2). Select the
fast watchdog period by connecting WDS0 and WDS1 to
OUT/OUT1 or GND according to Table 4, which illus-
trates the settings for the 8, 16, and 64 window ratios
(tWD2/tWD1). For example, if CCSWT is 2000pF, and
WDS0 and WDS1 are low, then tWD2 is 318ms (typ) and
tWD1 is 40ms (typ). RESET asserts if the watchdog input
has two edges too close to each other (faster than tWD1);
or has edges that are too far apart (slower than tWD2).
All WDI inputs are ignored while RESET is asserted. The
watchdog timer begins to count after RESET is
deasserted. If the time difference between two transi-
tions on WDI is shorter than tWD1 or longer than tWD2,
RESET is forced to assert low for the reset timeout peri-
od. If the time difference between two transitions on WDI
is between tWD1 (min) and tWD1 (max) or tWD2 (min)
and tWD2 (max), RESET is not guaranteed to assert or
deassert; see Figure 3. To guarantee that the window
watchdog does not assert RESET, strobe WDI between
tWD1 (max) and tWD2 (min). The watchdog timer is
cleared when RESET is asserted. Disable the watchdog
timer by connecting WDS0 high and WDS1 low.
There are several options available to disable the
watchdog timer (for system development or test pur-
poses or when the P is in a low-power sleep mode).
One way to disable the watchdog timer is to drive
WD-DIS low for the MAX6793–MAX6796 and drive
WDS0 high and WDS1 low for the MAX6791/MAX6792.
Another method of disabling the watchdog timer is to
pull CSWT low with an open-drain driver stage. This
prevents the capacitor from ramping up. Finally, reduc-
ing the OUT/OUT1 regulator current below the speci-
fied regulator current watchdog-disable threshold (3mA
min) also disables the watchdog timer. The watchdog
tC
V
A
WD
CSWT
2
6
155
10
=×
tC
V
A
WD
CSWT
2
6
155
10
=×
tWD1
tWD2
tWD0
MIN
GUARANTEED
TO ASSERT
UNDETERMINED
GUARANTEED
TO NOT ASSERT
GUARANTEED
TO ASSERT
FAST
FAULT
NORMAL
OPERATION
SLOW
FAULT
RESET:
WDI INPUT:
MAX
MIN
MAX
Figure 3. Windowed Watchdog Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX6828V+T | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO6 |
| MAX6874ETJ+T | EEPROM-Programmable, Hex/Quad, Power-Supply Sequencers/Supervisors |
| MAX6875ETJ+T | EEPROM-Programmable, Hex/Quad, Power-Supply Sequencers/Supervisors |
| MAX6874ETJ+ | EEPROM-Programmable, Hex/Quad, Power-Supply Sequencers/Supervisors |
| MAX6875ETJ+ | EEPROM-Programmable, Hex/Quad, Power-Supply Sequencers/Supervisors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX6793TPWD0+ | 功能描述:線性穩(wěn)壓器 - 標(biāo)準(zhǔn) Dual uPower Linear RoHS:否 制造商:STMicroelectronics 輸出類型: 極性: 輸出電壓:1.8 V 輸出電流:150 mA 負(fù)載調(diào)節(jié): 最大輸入電壓:5.5 V 線路調(diào)整率: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOT-323-5L |
| MAX6793TPWD0+T | 功能描述:線性穩(wěn)壓器 - 標(biāo)準(zhǔn) Dual uPower Linear RoHS:否 制造商:STMicroelectronics 輸出類型: 極性: 輸出電壓:1.8 V 輸出電流:150 mA 負(fù)載調(diào)節(jié): 最大輸入電壓:5.5 V 線路調(diào)整率: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOT-323-5L |
| MAX6793TPWD1+ | 功能描述:線性穩(wěn)壓器 - 標(biāo)準(zhǔn) Dual uPower Linear RoHS:否 制造商:STMicroelectronics 輸出類型: 極性: 輸出電壓:1.8 V 輸出電流:150 mA 負(fù)載調(diào)節(jié): 最大輸入電壓:5.5 V 線路調(diào)整率: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOT-323-5L |
| MAX6793TPWD1+T | 功能描述:線性穩(wěn)壓器 - 標(biāo)準(zhǔn) Dual uPower Linear RoHS:否 制造商:STMicroelectronics 輸出類型: 極性: 輸出電壓:1.8 V 輸出電流:150 mA 負(fù)載調(diào)節(jié): 最大輸入電壓:5.5 V 線路調(diào)整率: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOT-323-5L |
| MAX6793TPWD2+ | 功能描述:線性穩(wěn)壓器 - 標(biāo)準(zhǔn) Dual uPower Linear RoHS:否 制造商:STMicroelectronics 輸出類型: 極性: 輸出電壓:1.8 V 輸出電流:150 mA 負(fù)載調(diào)節(jié): 最大輸入電壓:5.5 V 線路調(diào)整率: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOT-323-5L |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。