參數(shù)資料
型號： MAX5889EVKIT#
廠商： Maxim Integrated Products
文件頁數(shù)： 11/16頁
文件大?。?/td> 0K
描述： KIT EVALUATION FOR MAX5889
產(chǎn)品培訓模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝： 1
DAC 的數(shù)量： 1
位數(shù)： 12
采樣率（每秒）： 600M
數(shù)據(jù)接口： 并聯(lián)
設(shè)置時間： 11ns
DAC 型： 電流
工作溫度： -40°C ~ 85°C
已供物品： 板
已用 IC / 零件： MAX5889
MAX5889
12-Bit, 600Msps, High-Dynamic-Performance
DAC with LVDS Inputs
4
_______________________________________________________________________________________
ELECTRICAL CHARACTERISTICS (continued)
(AVDD3.3 = DVDD3.3 = AVCLK = 3.3V, AVDD1.8 = DVDD1.8 = 1.8V, external reference VREFIO = 1.2V, output load 50 double-terminat-
ed, transformer-coupled output, IOUT = 20mA, TA = -40°C to +85°C, unless otherwise noted. Specifications at TA ≥ +25°C are guar-
anteed by production testing. Specifications at TA < +25°C are guaranteed by design and characterization. Typical values are at TA
= +25°C.)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Glitch Impulse
Measured differentially
1
pV
s
IOUT = 2mA
30
Output Noise
NOUT
IOUT = 20mA
30
pA/
√Hz
TIMING CHARACTERISTICS
Input Data Rate
600
MWps
Data Latency
5.5
Clock
cycles
Data to Clock Setup Time
tSETUP
Referenced to rising edge of clock (Note 4)
-1.5
ns
Data to Clock Hold Time
tHOLD
Referenced to rising edge of clock (Note 4)
2.6
ns
Clock Frequency
fCLK
CLKP, CLKN
600
MHz
Minimum Clock Pulse-Width High
tCH
CLKP, CLKN
0.6
ns
Minimum Clock Pulse-Width Low
tCL
CLKP, CLKN
0.6
ns
Turn-On Time
tSHDN
External reference, PD falling edge to
output settle within 1%
350
s
CMOS LOGIC INPUT (PD)
Input Logic High
VIH
0.7 x
DVDD3.3
V
Input Logic Low
VIL
0.3 x
DVDD3.3
V
Input Current
IIN
-10
±1.8
+10
A
Input Capacitance
CIN
3pF
LVDS INPUTS
Differential Input High
VIHLVDS
(Notes 6, 7, 8)
+100
+1000
mV
Differential Input Low
VILLVDS
(Notes 6, 7, 8)
-1000
-100
mV
Internal Common-Mode Bias
VICMLVDS
1.125
1.375
V
Differential Input Resistance
RIDLVDS
110
Common-Mode Input Resistance
RICMLVDS
3.2
k
Input Capacitance
CINLVDS
3pF
DIFFERENTIAL CLOCK INPUTS (CLKP, CLKN)
Clock Common-Mode Voltage
CLKP and CLKN are internally biased
AVCLK / 2
V
Minimum Differential Input
Voltage Swing
0.5
VP-P
Minimum Common-Mode Voltage
1V
Maximum Common-Mode
Voltage
1.9
V
相關(guān)PDF資料
PDF描述
UCS2E181MNY9 CAP ALUM 180UF 250V 20% RADIAL
EEC36DRTF CONN EDGECARD 72POS DIP .100 SLD
MAX5535EVKIT+ KIT EVALUATION FOR MAX5535
MAX5890EVKIT# KIT EVALUATION FOR MAX5890
MLG1005SR27J INDUCTOR MULTILAYER 270NH 0402
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX5889EVKIT# 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
MAX5890EGK 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述:
MAX5890EGK+D 功能描述:數(shù)模轉(zhuǎn)換器- DAC 14-Bit 600Msps DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
MAX5890EGK+TD 功能描述:數(shù)模轉(zhuǎn)換器- DAC 14-Bit 600Msps DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
MAX5890EGK-D 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*