- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383441 > MAX5591AEUI (MAXIM INTEGRATED PRODUCTS INC) Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs PDF資料下載
參數(shù)資料
| 型號： | MAX5591AEUI |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | DAC |
| 英文描述： | Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs |
| 中文描述： | PARALLEL, WORD INPUT LOADING, 3 us SETTLING TIME, 12-BIT DAC, PDSO28 |
| 封裝： | 4.40 MM, MO-153AE, TSSOP-28 |
| 文件頁數(shù)： | 6/33頁 |
| 文件大?。?/td> | 1114K |
| 代理商： | MAX5591AEUI |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
M
Buffered, Fast-Settling, Octal, 12/10/8-Bit,
Voltage-Output DACs
6
_______________________________________________________________________________________
TIMING CHARACTERISTICS—DSP Mode Disabled (3V, 3.3V, 5V Logic) (Figure 1)
(DVDD= 2.7V to 5.25V, GND = 0, TA= TMINto TMAX, unless otherwise noted.)
PARAMETER
SYMBOL
f
SCLK
t
CH
t
CL
t
CSS
t
CSH
t
CS0
t
DS
t
DH
CONDITIONS
MIN
TYP
MAX
20
UNITS
MHz
ns
ns
ns
ns
ns
ns
ns
SCLK Frequency
SCLK Pulse-Width High
SCLK Pulse-Width Low
CS
Fall to SCLK Rise Setup Time
SCLK Rise to
CS
Rise Hold Time
SCLK Rise to
CS
Fall Setup
DIN to SCLK Rise Setup Time
DIN to SCLK Rise Hold Time
2.7V < DV
DD
< 5.25V
(Note 7)
(Note 7)
20
20
10
5
10
12
5
SCLK Rise to DOUTDC1 Valid
Propagation Delay
t
DO1
C
L
= 20pF, UPIO_ = DOUTDC1 mode
30
ns
SCLK Fall to DOUT_ Valid
Propagation Delay
t
DO2
C
L
= 20pF, UPIO_ = DOUTDC0 or DOUTRB
mode
30
ns
CS
Rise to SCLK Rise Hold Time
CS
Pulse-Width High
UPIO_ TIMING CHARACTERISTICS
t
CS1
t
CSW
MICROWIRE and SPI modes 0 and 3
10
45
ns
ns
DOUT Tri-State Time when Exiting
DOUTDC0, DOUTDC1, and UPIO
Modes
t
DOZ
C
L
= 20pF, from end of write cycle to UPIO_
in high impedance
100
ns
DOUTRB Tri-State Time from
CS
Rise
t
DRBZ
C
L
= 20pF, from rising edge of
CS
to UPIO_
in high impedance
20
ns
DOUTRB Tri-State Enable Time
from 8th SCLK Rise
t
ZEN
C
L
= 20pF, from 8th rising edge of SCLK to
UPIO_ driven out of tri-state
20
ns
LDAC
Pulse-Width Low
LDAC
Effective Delay
CLR
,
MID
,
SET
Pulse-Width Low
GPO Output Settling Time
t
LDL
t
LDS
t
CMS
t
GP
Figure 5
Figure 6
Figure 5
Figure 6
20
100
20
ns
ns
ns
ns
100
GPO Output High-Impedance
Time
t
GPZ
100
ns
相關PDF資料 |
PDF描述 |
|---|---|
| MAX5591BEUI | Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs |
| MAX5592EUG | Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs |
| MAX5593EUI | Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs |
| MAX5594EUG | Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs |
| MAX5595EUI | Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MAX5591AEUI+ | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 256-Tap Digi Pot RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MAX5591AEUI+T | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 256-Tap Digi Pot RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MAX5591AEUI-T | 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MAX5591BEUI | 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MAX5591BEUI+ | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 12-Bit 8Ch Precision DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。