- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383434 > MAX530ACAG (MAXIM INTEGRATED PRODUCTS INC) +5V, Low-Power, Parallel-Input, Voltage-Output, 12-Bit DAC PDF資料下載
參數(shù)資料
| 型號(hào)： | MAX530ACAG |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類(lèi)： | DAC |
| 英文描述： | +5V, Low-Power, Parallel-Input, Voltage-Output, 12-Bit DAC |
| 中文描述： | PARALLEL, WORD INPUT LOADING, 25 us SETTLING TIME, 12-BIT DAC, PDSO24 |
| 封裝： | SSOP-24 |
| 文件頁(yè)數(shù)： | 12/16頁(yè) |
| 文件大?。?/td> | 140K |
| 代理商： | MAX530ACAG |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
M
+5V, Low-Power, Parallel-Input,
Voltage-Output, 12-Bit DAC
12
______________________________________________________________________________________
A0 = 1, A1 = 1
NBH
NBM
NBL
CS
WR
LDAC
A0 = 1, A1 = 0
A0 = 0, A1 = 1
DAC UPDATE
Figure 6. 4-Bit μP Timing Sequence
A0 = A1 = 1
A0 = A1 = 0
DAC UPDATE
NBH
NBL & NBM
CS
WR
LDAC
Figure 8a. 8-Bit and 16-Bit μP Timing Sequence Using LDAC
Figure 5. 4-Bit μP Interface
DATA BUS
D0-D3
D0-D3
D0-D3
CLR
MC6800
FROM
SYSTEM
RESET
02
R/W
WR
CS
LDAC
EN
DECODER
A0-A15
A13-A15
ADDRESS BUS
A0, A1
A0, A1
D0-D3
MAX530
Figure 7. 8-Bit and 16-Bit μP Interface
D0-D7
DATA BUS
D0-D7
D0-D7
MC6809
FROM
SYSTEM
RESET
CLR
A0-A1
WR
CS LDAC
E
R/W
A0-A15
A13-A15
A0
ADDRESS BUS
EN
DECODER
MAX530
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。