- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383359 > MAX3203EEBT-T (MAXIM INTEGRATED PRODUCTS INC) Low-Capacitance, 2/3/4/6-Channel, 【15kV ESD Protection Arrays for High-Speed Data Interfaces PDF資料下載
參數(shù)資料
| 型號： | MAX3203EEBT-T |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | 參考電壓二極管 |
| 英文描述： | Low-Capacitance, 2/3/4/6-Channel, 【15kV ESD Protection Arrays for High-Speed Data Interfaces |
| 中文描述： | UNIDIRECTIONAL, 6 ELEMENT, SILICON, TVS DIODE |
| 封裝： | 1.57 X 1.05 MM, ROHS COMPLIANT, UCSP-6 |
| 文件頁數(shù)： | 5/15頁 |
| 文件大?。?/td> | 754K |
| 代理商： | MAX3203EEBT-T |
M
Low-Capacitance, 2/3/4/6-Channel, ±15kV ESD
Protection Arrays for High-Speed Data Interfaces
_______________________________________________________________________________________
5
During an ESD event, the current pulse rises from zero
to peak value in nanoseconds (Figure 3). For example,
in a 15kV IEC-61000 Air-Gap Discharge ESD event,
the pulse current rises to approximately 45A in 1ns
(di/dt = 45 x 10
9
). An inductance of only 10nH adds an
additional 450V to the clamp voltage. An inductance of
10nH represents approximately 0.5in of board trace.
Regardless of the device’s specified diode clamp volt-
age, a poor layout with parasitic inductance significantly
increases the effective clamp voltage at the protected
signal line.
A low-ESR 0.1μF capacitor must be used between V
CC
and GND. This bypass capacitor absorbs the charge
transferred by an +8kV IEC-61000 Contact Discharge
ESD event.
Ideally, the supply rail (V
CC
) would absorb the charge
caused by a positive ESD strike without changing its
regulated value. In reality, all power supplies have an
effective output impedance on their positive rails. If a
power supply’s effective output impedance is 1
, then
by using V = I
×
R, the clamping voltage of V
C
increas-
es by the equation V
C
= I
ESD
x R
OUT
. An +8kV IEC
61000-4-2 ESD event generates a current spike of 24A,
so the clamping voltage increases by V
C
= 24A
×
1
,
or V
C
= 24V. Again, a poor layout without proper
bypassing increases the clamping voltage. A ceramic
chip capacitor mounted as close to the MAX3202E/
MAX3203E/MAX3204E/MAX3206E V
CC
pin is the best
choice for this application. A bypass capacitor should
also be placed as close to the protected device as
possible.
±15kV ESD Protection
ESD protection can be tested in various ways; the
MAX3202E/MAX3203E/MAX3204E/MAX3206E are
characterized for protection to the following limits:
±15kV using the Human Body Model
±8kV using the Contact Discharge method speci-
fied in IEC 61000-4-2
±15kV using the IEC 61000-4-2 Air-Gap Discharge
method
ESD Test Conditions
ESD performance depends on a number of conditions.
Contact Maxim for a reliability report that documents
test setup, methodology, and results.
Human Body Model
Figure 4 shows the Human Body Model, and Figure 5
shows the current waveform it generates when dis-
charged into a low impedance. This model consists of
a 100pF capacitor charged to the ESD voltage of inter-
est, which is then discharged into the device through a
1.5k
resistor.
CHARGE-CURRENT-
LIMIT RESISTOR
DISCHARGE
RESISTANCE
STORAGE
CAPACITOR
Cs
100pF
R
C
1M
R
D
1.5k
HIGH-
VOLTAGE
DC
SOURCE
DEVICE
UNDER
TEST
Figure 4. Human Body ESD Test Model
I
P
100%
90%
36.8%
t
RL
TIME
t
DL
CURRENT WAVEFORM
PEAK-TO-PEAK RINGING
(NOT DRAWN TO SCALE)
Ir
10%
0
0
AMPERES
Figure 5. Human Body Model Current Waveform
t
R
= 0.7ns to 1ns
30ns
60ns
t
100%
90%
10%
I
P
I
Figure 3. IEC 61000-4-2 ESD Generator Current Waveform
相關PDF資料 |
PDF描述 |
|---|---|
| MAX3204EEBT-T | Low-Capacitance, 2/3/4/6-Channel, 【15kV ESD Protection Arrays for High-Speed Data Interfaces |
| MAX3206EETC | Low-Capacitance, 2/3/4/6-Channel, 【15kV ESD Protection Arrays for High-Speed Data Interfaces |
| MAX3202EEBS-T | RP10 (E) Series - Powerline Regulated DC-DC Converters; Input Voltage (Vdc): 24V; Output Voltage (Vdc): 3.3V; 2:1 Wide Input Voltage Range; 10 Watts Output Power; 1.6kVDC Isolation; UL Certified; Fixed Operating Frequency; Six-Sided Continuous Shield; Standard 50.8 x25.4x10.2mm Package; Efficiency to 86% |
| MAX3202E | Low-Capacitance, 2/3/4/6-Channel, 【15kV ESD Protection Arrays for High-Speed Data Interfaces |
| MAX3202EETT | Dual LVDS Receiver with -2 to 4.4V Common-mode Range 8-SOIC -40 to 85 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MAX3203EETT | 制造商:Maxim Integrated Products 功能描述:LOW-CAPACITANCE, 3-CHANNEL, +/-15KV ESD PROTE - Rail/Tube |
| MAX3203EETT+ | 制造商:Maxim Integrated Products 功能描述:LOW-CAPACITANCE, 2/3/4/6-CHANNEL, ??15KV ESD-PROTECTION ARRA - Rail/Tube |
| MAX3203EETT+T | 功能描述:TVS二極管陣列 3Ch ESD Protection Array RoHS:否 制造商:Littelfuse 極性: 通道:4 Channels 擊穿電壓: 鉗位電壓:11.5 V 工作電壓:2.5 V 峰值浪涌電流:20 A 安裝風格:SMD/SMT 端接類型:SMD/SMT 系列: 最小工作溫度:- 40 C 最大工作溫度:+ 85 C |
| MAX3203EETT-T | 功能描述:USB 接口集成電路 RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| MAX3203EEWT+T | 功能描述:TVS二極管陣列 3Ch ESD Protection Array RoHS:否 制造商:Littelfuse 極性: 通道:4 Channels 擊穿電壓: 鉗位電壓:11.5 V 工作電壓:2.5 V 峰值浪涌電流:20 A 安裝風格:SMD/SMT 端接類型:SMD/SMT 系列: 最小工作溫度:- 40 C 最大工作溫度:+ 85 C |
發(fā)布緊急采購，3分鐘左右您將得到回復。