- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383345 > MAX2140ETH (MAXIM INTEGRATED PRODUCTS INC) Complete SDARS Receiver PDF資料下載
參數(shù)資料
| 型號(hào)： | MAX2140ETH |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | Complete SDARS Receiver |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, QCC44 |
| 封裝： | 7 X 7 MM, TQFN-44 |
| 文件頁數(shù)： | 9/12頁 |
| 文件大?。?/td> | 162K |
| 代理商： | MAX2140ETH |
M
Complete S DARS Rec eiver
_______________________________________________________________________________________
9
Detailed Desc ription
Front End
The front end of the MAX2140, which downconverts the
RF signal to IF, is defined from the differential RF inputs
(pins RFIN+ and RFIN-) to the output (pins IFOUT+ and
IFOUT-) to the SAW filter.
The front end includes a self-contained analog RF AGC
loop. The engagement threshold of the loop can be
programmed from -35dBm to -15dBm referred to the
RF input in 1dB steps using the RF4–RF0 programming
bits. The time constant of the loop is set externally by
the capacitor connected to RFAGC_C.
The image reject first mixer ensures a good image and
half IF rejection.
The front-end gain can be reduced by programming
bits PM3–PM0 over a 22dB range, with a step of 2dB.
This allows the selections of SAW filters with different
insertion loss.
The IF output is nominally 900
differentially and requires
pullup inductors to V
CC
, which can be used as part of the
matching network to the SAW filter impedance.
Bac k End
The back end, which downconverts the IF signal to
quadrature baseband, is defined from the SAW filter
inputs (pins IFIN+ and IFIN-) to the baseband outputs
(pins IOUT+, IOUT-, QOUT+, QOUT-).
The back end contains an IF AGC loop, which is closed
by the baseband controller. The IF AGC control voltage
is applied at the AGCPWM pin. The gain can be
reduced over 53dB (typ) and exhibits a log-linear char-
acteristic.
The back end also contains individual lowpass filters on
each channel. The lowpass-filter bandwidth is the use-
ful SDARS downconverted bandwidth (6.25MHz). The
lowpass-filter performance is factory trimmed. The bit
IOT switches between the factory-trimmed set and the
control through the I
2
C-compatible bus using bits
B4–B1. Even when using the factory-trimmed set, the
user can still slightly modify the cutoff frequency (by
±250kHz) by varying bits LP1/LP0.
Highpass filters are also inserted in the back-end signal
paths. Their purpose is to remove the DC offset. They
are designed for a low corner frequency so as not to
degrade the SDARS content. Their exact cutoff frequen-
cy is set by the external capacitors connected between
IF2 access pins, given by the following equation:
f
cutoff
= 1/(2 x
π
x R x C) [Hz]
where R = 8000
, C = external capacitor to be
connected.
Finally, the HPF bit allows an increase to the back-end
gain by 4dB at the slight expense of a degraded in-
band linearity.
Frequenc y Generation
An on-chip VCO and a low-step fractional-N PLL
ensure the necessary frequency generation. The 1st
mixer’s LO is at the VCO frequency itself, while the 2nd
mixer’s LO is the VCO frequency divided by 4 or by 8
(bit D48). Hence, the two possible IF frequencies for
SDARS are 467MHz and 259MHz. Typical applications
are based on 259MHz IF frequency.
The reference divider path in the PLL can either use an
external crystal and the on-chip crystal oscillator or an
external TCXO that can overdrive the on-chip crystal
oscillator. A reference division ratio of 1 or 2 is set by
the REF bit. The crystal oscillator (or TCXO) signal is
available at pin REFOUT. The output is either at the
same frequency as the reference signal, or divided by
two, based on the setting of bit RFD.
The VCO main division ratio is set by bits N6–N0 (for
the integer part) and bits F19–F00 (for the fractional
part). The minimum step is below 30Hz, small enough
for effective AFC to be implemented by the baseband.
The charge-pump (pin CPOUT) is to be connected to
the VCO tuning input (pin VTUNE) through an appropri-
ate loop filter.
Overc urrent Protec tion
This DC function allows external circuitry consuming up
to 150mA and connected to the pin VOUTANT to sink
current from a V
CC
line (pin VINANT) through overcur-
rent-protection circuitry.
When no overcurrent is present, a low dropout voltage
exists between pins VINANT and VOUTANT. In over-
current conditions (including short-circuit from
VOUTANT to GND), the current is limited to approxi-
mately 300mA and bit ACP in the READ byte status
goes high.
This circuit also senses if the current drawn at the pin
VOUTANT is typically larger than 20mA, in which case
the bit AND from the READ byte status goes high (the
purpose is to inform the baseband controller if there is
any device drawing current from VOUTANT).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX214EPI | 5V High-Speed RS-232 Transceivers with 0.1uF Capacitors |
| MAX212 | 5V High-Speed RS-232 Transceivers with 0.1uF Capacitors |
| MAX214EWI | 5V High-Speed RS-232 Transceivers with 0.1uF Capacitors |
| MAX214 | 16-Bit Buffers/Drivers With 3-State Outputs 48-TVSOP -40 to 85 |
| MAX214CPI | 16-Bit Buffers/Drivers With 3-State Outputs 48-TSSOP -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX2140ETH+ | 功能描述:射頻接收器 Complete SDARS Receiver RoHS:否 制造商:Skyworks Solutions, Inc. 類型:GPS Receiver 封裝 / 箱體:QFN-24 工作頻率:4.092 MHz 工作電源電壓:3.3 V 封裝:Reel |
| MAX2140ETH+CK3 | 功能描述:通信集成電路 - 若干 Complete SDARS Receiver RoHS:否 制造商:Maxim Integrated 類型:Transport Devices 封裝 / 箱體:TECSBGA-256 數(shù)據(jù)速率:100 Mbps 電源電壓-最大:1.89 V, 3.465 V 電源電壓-最小:1.71 V, 3.135 V 電源電流:50 mA, 225 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Tube |
| MAX2140ETH+D | 制造商:Maxim Integrated Products 功能描述:SDARS RCVR 44TQFN - Rail/Tube |
| MAX2140ETH+T | 功能描述:射頻接收器 Complete SDARS Receiver RoHS:否 制造商:Skyworks Solutions, Inc. 類型:GPS Receiver 封裝 / 箱體:QFN-24 工作頻率:4.092 MHz 工作電源電壓:3.3 V 封裝:Reel |
| MAX2140ETH+TD | 制造商:Maxim Integrated Products 功能描述:SDARS RCVR 44TQFN - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。