參數資料
| 型號： | MAX19705ETM+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數： | 37/37頁 |
| 文件大小： | 0K |
| 描述： | IC ANLG FRNT END 48-TQFN |
| 產品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 43 |
| 位數： | 10 |
| 通道數： | 4 |
| 功率（瓦特）： | 28.2mW |
| 電壓 - 電源，模擬： | 2.7 V ~ 3.3 V |
| 電壓 - 電源，數字： | 1.8 V ~ 3.3 V |
| 封裝/外殼： | 48-WFQFN 裸露焊盤 |
| 供應商設備封裝： | 48-TQFN-EP（7x7） |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當前第37頁
MAX19705
10-Bit, 7.5Msps, Ultra-Low-Power
Analog Front-End
_______________________________________________________________________________________
9
ELECTRICAL CHARACTERISTICS (continued)
(VDD = 3V, OVDD = 1.8V, internal reference (1.024V), CL
≈ 10pF on all digital outputs, fCLK = 7.5MHz (50% duty cycle), Rx ADC input
amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, differential Rx ADC input, differential Tx DAC output, CREFP = CREFN =
CCOM = 0.33F, unless otherwise noted. CL < 5pF on all aux-DAC outputs. Typical values are at TA = +25°C.) (Note 1)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
DIGITAL INPUTS (CLK, SCLK, DIN,
CS, D0–D9, T/R, SHDN)
Input High Threshold
VINH
0.7 x OVDD
V
Input Low Threshold
VINL
0.3 x OVDD
V
Input Leakage
DIIN
D0–D9, CLK, SCLK, DIN,
CS, T/R,
SHDN = OGND or OVDD
-1
+1
A
Input Capacitance
DCIN
5pF
DIGITAL OUTPUTS (D0–D9, DOUT)
Output-Voltage Low
VOL
ISINK = 200A
0.2 x OVDD
V
Output-Voltage High
VOH
ISOURCE = 200A
0.8 x OVDD
V
Tri-State Leakage Current
ILEAK
-1
+1
A
Tri-State Output Capacitance
COUT
5pF
Note 1: Specifications from TA = +25°C to +85°C are guaranteed by production tests. Specifications from TA = +25°C to -40°C are
guaranteed by design and characterization.
Note 2: Guaranteed by design and characterization.
Note 3: The minimum clock frequency (fCLK) for the MAX19705 is 1.5MHz (typ). The minimum aux-ADC sample rate clock frequency
(ACLK) is determined by fCLK and the chosen aux-ADC clock-divider value. The minimum aux-ADC ACLK > 1.5MHz / 128
= 11.7kHz. The aux-ADC conversion time does not include the time to clock the serial data out of the SPI. The maximum
conversion time (for no averaging, NAVG = 1) will be tCONV (max) = (12 x 1 x 128) / 1.5MHz = 1024s.
Note 4: SNR, SINAD, SFDR, HD3, and THD are based on a differential analog input voltage of -0.5dBFS referenced to the amplitude
of the digital outputs. SINAD and THD are calculated using HD2 through HD6.
Note 5: Crosstalk rejection is measured by applying a high-frequency test tone to one channel and a low-frequency tone to the second
channel. FFTs are performed on each channel. The parameter is specified as the power ratio of the first and second channel
FFT test tone.
Note 6: Amplitude and phase matching is measured by applying the same signal to each channel, and comparing the two output
signals using a sine-wave fit.
Typical Operating Characteristics
(VDD = 3V, OVDD = 1.8V, internal reference (1.024V), CL
≈ 10pF on all digital outputs, fCLK = 7.5MHz (50% duty cycle), Rx ADC input
amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, differential Rx ADC input, differential Tx DAC output, CREFP = CREFN =
CCOM = 0.33F, TA = +25°C, unless otherwise noted.)
Rx ADC CHANNEL-IA FFT PLOT
MAX19705
toc01
FREQUENCY (MHz)
AMPLITUDE
(dBFS)
3.0
2.0
1.0
-90
-80
-70
-60
-50
-40
-30
-20
-10
0
-100
0
3.5
2.5
1.5
0.5
fCLK = 7.5MHz
fIA = 1.8063354MHz
AIA = -0.561dB
8192-POINT
DATA RECORD
4
3
6
2
7
10
8
9
5
Rx ADC CHANNEL-QA FFT PLOT
MAX19705
toc02
FREQUENCY (MHz)
AMPLITUDE
(dBFS)
-90
-80
-70
-60
-50
-40
-30
-20
-10
0
-100
fCLK = 7.5MHz
fQA = 1.8063354MHz
AQA = -0.533dB
8192-POINT
DATA RECORD
3.0
2.0
1.0
0
3.5
2.5
1.5
0.5
4
3 7
2
6
10
8
9
5
Rx ADC CHANNEL-IA
TWO-TONE FFT PLOT
MAX19705
toc05
FREQUENCY (MHz)
AMPLITUDE
(dBFS)
-90
-80
-70
-60
-50
-40
-30
-20
-10
0
-100
fCLK = 7.5MHz
f1 = 2.0MHz
f2 = 2.1MHz
AIA = -7dBFS
PER TONE
8192-POINT
DATA RECORD
3.0
2.0
1.0
0
3.5
2.5
1.5
0.5
f1
f2
相關PDF資料 |
PDF描述 |
|---|---|
| MAX19706ETM+T | IC ANLG FRNT END 48-TQFN |
| MAX19707ETM+T | IC ANLG FRNT END 48-TQFN |
| MAX19708ETM+ | IC ANLG FRONT END 11MSPS 48-TQFN |
| MAX19710ETN+T | IC ANLG FRNT END 56-TQFN |
| MAX19711ETN+T | IC ANLG FRNT END 56-TQFN |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MAX19705ETM+ | 功能描述:ADC / DAC多通道 7.5Msps CODEC/AFE 1.8/2.7-3.3V RoHS:否 制造商:Texas Instruments 轉換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| MAX19705ETM+GH7 | 功能描述:ADC / DAC多通道 10-Bit 7.5Msps Ultra-Low-Power Analog Front-End RoHS:否 制造商:Texas Instruments 轉換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| MAX19705ETM+T | 功能描述:ADC / DAC多通道 7.5Msps CODEC/AFE 1.8/2.7-3.3V RoHS:否 制造商:Texas Instruments 轉換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| MAX19705ETM+TGH7 | 功能描述:ADC / DAC多通道 10-bit 7.5Msps Ultra-Low-Power Analog Front-End RoHS:否 制造商:Texas Instruments 轉換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| MAX19705ETM-T | 功能描述:ADC / DAC多通道 RoHS:否 制造商:Texas Instruments 轉換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-40 |
發(fā)布緊急采購，3分鐘左右您將得到回復。