參數(shù)資料
型號： MAX1875
廠商： Maxim Integrated Products, Inc.
英文描述： Dual 180∑ Out-of-Phase PWM Step- Down Controllers with POR
中文描述： 雙路、180°異相、PWM降壓型控制器，帶有POR
文件頁數(shù)： 13/21頁
文件大?。?/td> 493K
代理商： MAX1875
Setting the Switching Frequency
The controller generates the clock signal by dividing
down the internal oscillator or SYNC input signal when
driven by an external oscillator, so the switching frequen-
cy equals half the oscillator frequency (f
SW
= f
OSC
/2).
The internal oscillator frequency is set by a resistor
(R
OSC
) connected from OSC to GND. The relationship
between f
SW
and R
OSC
is:
where f
SW
is in Hz, f
OSC
is in Hz, and R
OSC
is in
. For
example, a 600kHz switching frequency is set with
R
OSC
= 10k
. Higher frequencies allow designs with
lower inductor values and less output capacitance.
Consequently, peak currents and I
2
R losses are lower
at higher switching frequencies, but core losses, gate-
charge currents, and switching losses increase.
A rising clock edge on SYNC is interpreted as a syn-
chronization input. If the SYNC signal is lost, the inter-
nal oscillator takes control of the switching rate,
returning the switching frequency to that set by R
OSC
.
This maintains output regulation even with intermittent
SYNC signals. When an external synchronization signal
is used, R
OSC
should set the switching frequency to
one half SYNC rate (f
SYNC
).
Inductor Selection
Three key inductor parameters must be specified for
operation with the MAX1875/MAX1876: inductance
value (L), peak-inductor current (I
PEAK
), and DC resis-
tance (R
DC
). The following equation assumes a constant
ratio of inductor peak-to-peak AC current to DC average
current (LIR). For LIR values too high, the RMS currents
are high, and therefore I
2
R losses are high. Large induc-
tances must be used to achieve very low LIR values.
Typically inductance is proportional to resistance (for a
given package type) which again makes I
2
R losses high
for very low LIR values. A good compromise between
size and loss is a 30% peak-to-peak ripple current to
average-current ratio (LIR = 0.3). The switching frequen-
cy, input voltage, output voltage, and selected LIR
determine the inductor value as follows:
where V
IN
, V
OUT
, and I
OUT
are typical values (so that
efficiency is optimum for typical conditions). The switch-
ing frequency is set by R
OSC
(see the
Setting the
Switching Frequency
section). The exact inductor value
is not critical and can be adjusted in order to make
trade-offs among size, cost, and efficiency. Lower
inductor values minimize size and cost, but also
improve transient response and reduce efficiency due
to higher peak currents. On the other hand, higher
inductance increases efficiency by reducing the RMS
current. However, resistive losses due to extra wire turns
can exceed the benefit gained from lower AC current
levels, especially when the inductance is increased
without also allowing larger inductor dimensions.
Find a low-loss inductor having the lowest possible DC
resistance that fits in the allotted dimensions. The
inductor
’
s saturation rating must exceed the peak-
inductor current at the maximum defined load current
(I
LOAD(MAX)
):
Setting the Valley Current Limit
The minimum current-limit threshold must be high
enough to support the maximum expected load current
with the worst-case low-side MOSFET on-resistance
value since the low-side MOSFET
’
s on-resistance is
used as the current-sense element. The inductor
’
s valley
current occurs at I
LOAD(MAX)
minus half of the ripple
current. The current-sense threshold voltage (V
ITH
)
should be greater than voltage on the low-side MOSFET
during the ripple-current valley:
where R
DS(ON)
is the on-resistance of the low-side
MOSFET (N
L
). Use the maximum value for R
DS(ON)
from the low-side MOSFET
’
s data sheet, and additional
margin to account for R
DS(ON)
rise with temperature is
also recommended. A good general rule is to allow
0.5% additional resistance for each
°
C of the MOSFET
junction temperature rise.
Connect ILIM_ to VL for the default 100mV (typ) cur-
rent-limit threshold. For an adjustable threshold, con-
nect a resistor (R
ILIM
_) from ILIM_ to GND. The
relationship between the current-limit threshold (V
ITH
_)
and R
ILIM
_ is:
where R
ILIM
_ is in
and V
ITH
_ is in V.
R
V
0.
A
ILIM
ITH
_
_
=
μ
V
R
I
LIR
2
ITH
DS ONMAX
(
LOAD MAX
>
×
×
,
)
(
)
1
-
I
I
LIR
2
I
PEAK
LOAD MAX
LOAD MAX
=
+
(
)
(
)
L
V
V
V
V f
I
LIR
OUT
IN
OUT
=
(
)
-
R
Hz
S
f
OSC
SW
=
6 10
9
-
M
Dual 180° Out-of-Phase PWM Step-
Down Controllers with POR
______________________________________________________________________________________
13
相關PDF資料
PDF描述
MAX1875-MAX1876 Dual 180∑ Out-of-Phase PWM Step- Down Controllers with POR
MAX1875AEEG Dual 180∑ Out-of-Phase Buck Controllers with Sequencing/Prebias Startup and POR
MAX1875EEG Fixed-Point Digital Signal Processor 288-BGA MICROSTAR
MAX1876 Fixed-Point Digital Signal Processor 288-BGA MICROSTAR
MAX1876AEEG Fixed-Point Digital Signal Processor 288-BGA MICROSTAR
相關代理商/技術參數(shù)
參數(shù)描述
MAX1875AEEG 功能描述:DC/DC 開關控制器 RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風格: 封裝 / 箱體:CPAK
MAX1875AEEG+ 功能描述:電壓模式 PWM 控制器 Dual 180 Out PWM Step-Down RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:1 拓撲結構:Buck 輸出電壓:34 V 輸出電流: 開關頻率: 工作電源電壓:4.5 V to 5.5 V 電源電流:600 uA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝 / 箱體:WSON-8 封裝:Reel
MAX1875AEEG+T 功能描述:電壓模式 PWM 控制器 Dual 180 Out PWM Step-Down RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:1 拓撲結構:Buck 輸出電壓:34 V 輸出電流: 開關頻率: 工作電源電壓:4.5 V to 5.5 V 電源電流:600 uA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝 / 箱體:WSON-8 封裝:Reel
MAX1875AEEG-T 功能描述:DC/DC 開關控制器 RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風格: 封裝 / 箱體:CPAK
MAX1875EEG 功能描述:DC/DC 開關控制器 RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風格: 封裝 / 箱體:CPAK
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*